Fault tolerance analysis of NoC architectures

: Lehtonen T, Liljeberg P, Plosila J

: 2007

IEEE International Symposium on Circuits and Systems. Proceedings

: IEEE International Symposium on Circuits and Systems, ISCAS 2007

2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11

: IEEE INT SYMP CIRC S

: 361

: 364

: 4

: 978-1-4244-0920-4

: 0271-4302

DOI: https://doi.org/10.1109/ISCAS.2007.378464

We present an approach for analyzing and improving fault tolerance aspects in NoC architectures. This is a necessary step to be taken in order to implement reliable systems in future nanoscale technologies. Several NoC architectures and the router structures as well as the network interface needed for them are presented and compared for their fault tolerance, area and performance. The results indicate that a network structure built from simple 3-port routers provides better fault tolerance than a structure based on more complex multiport routers, and that the area overhead can be kept moderate.