A4 Refereed article in a conference publication
Comparative study of synthesis for asynchronous and synchronous cache controllers
Authors: Tuominen J, Santti T, Plosila J
Editors: N/A
Publication year: 2006
Book title : Proceedings of the 24th IEEE Norchip Conference
Journal name in source: 24th Norchip Conference, Proceedings
First page : 11
Last page: 14
Number of pages: 2
ISBN: 978-1-4244-0772-9
DOI: https://doi.org/10.1109/NORCHP.2006.329233
Abstract
The asynchronous design approach is an interesting alternative for modern System-On-Chip (SoC) designs because of its several benefits. Self-timed circuit have potential for low-power and low-noise design. Moreover, the modularity and the composability of asynchronous systems are favorable properties. This is partly due to the chips getting larger and denser, resulting in serious difficulties in the clock tree design. One of disadvantages has been the lack of commercial computer aided design (CAD) tools. This paper presents synthesis flow targeted for self-timed VLSI circuits provided by Handshake Solutions. The performance of the synthesis tool is compared with its synchronous counterpart in terms of area and speed. We have chosen to use cache controllers as case study.
The asynchronous design approach is an interesting alternative for modern System-On-Chip (SoC) designs because of its several benefits. Self-timed circuit have potential for low-power and low-noise design. Moreover, the modularity and the composability of asynchronous systems are favorable properties. This is partly due to the chips getting larger and denser, resulting in serious difficulties in the clock tree design. One of disadvantages has been the lack of commercial computer aided design (CAD) tools. This paper presents synthesis flow targeted for self-timed VLSI circuits provided by Handshake Solutions. The performance of the synthesis tool is compared with its synchronous counterpart in terms of area and speed. We have chosen to use cache controllers as case study.
UTU Research Portal