A1 Refereed original research article in a scientific journal

Memristive Circuits for LDPC Decoding




AuthorsJussi Poikonen, Eero Lehtonen, Mika Laiho, Jonne Poikonen

PublisherInstitute of Electrical and Electronics Engineers

Publication year2014

JournalIEEE Journal of Emerging and Selected Topics in Circuits and Systems

Journal acronymJETCAS

Volume4

Issue4

First page 412

Last page426

Number of pages15

ISSN2156-3357

eISSN2156-3365

DOIhttps://doi.org/10.1109/JETCAS.2014.2361071

Web address http://ieeexplore.ieee.org


Abstract

We present design principles for implementing decoders for low-density parity check codes in CMOL-type memristive circuits. The programmable nonvolatile connectivity enabled by the nanowire arrays in such circuits is used to map the parity check matrix of an LDPC code in the decoder, while decoding operations are realized by a cellular CMOS circuit structure. We perform detailed performance analysis and circuit simulations of example decoders, and estimate how CMOL and memristor characteristics such as the memristor OFF/ON resistance ratio, nanowire resistance, and the total capacitance of the nanowire array affect decoder specification and performance. We also analyze how variation in circuit characteristics and persistent device defects affect the decoders.

Downloadable publication

This is an electronic reprint of the original article.
This reprint may differ from the original in pagination and typographic detail. Please cite the original version.





Last updated on 2024-26-11 at 17:47