High-speed completion detection for current sensing on-chip interconnects



: Nigussie E, Plosila J, Isoaho J

Publisher: INST ENGINEERING TECHNOLOGY-IET

: 2009

: Electronics Letters

: ELECTRONICS LETTERS

: ELECTRON LETT

: 45

: 11

: 547

: 548

: 2

: 0013-5194

DOI: https://doi.org/10.1049/el.2009.0403


A novel completion detection technique for delay insensitive current sensing on-chip interconnects is presented. The scheme is based on sensing currents on the data wires and comparing the sum of these currents to an appropriately set reference. The goal is to solve the performance bottleneck caused by conventional voltage-mode detection methods. With the channel width of 64 bits, the proposed method is 4.65 times faster and takes 36% less area than the voltage-mode scheme. Furthermore, its speed does not degrade when increasing the channel bit width. It is implemented in a 65 nm CMOS technology.

Last updated on 2024-26-11 at 10:43