D4 Published development or research report or study
Towards a formal power estimation framework for hardware systems
Authors: Tuominen J, Santti T, Plosila J
Publication year: 2005
Journal name in source2005 International Symposium on System-On-Chip, Proceedings
First page : 96
Last page: 99
Number of pages: 4
ISBN: 0-7803-9294-9
DOI: https://doi.org/10.1109/ISSOC.2005.1595653
Abstract
Conventionally, the correctness of functional and non-functional properties of hardware components is ensured during design process by simulation. Moreover, different description languages are needed during development phases. Thus, by adopting the Action Systems, we are able to use the same formalism from specification down to implementation. In this study, exploit the possibilities to formally model power consumption in Action Systems context. The purpose is to develop formal power estimation flow, which can be used to monitor the power consumption from abstract level down to the gate level implementation.
Conventionally, the correctness of functional and non-functional properties of hardware components is ensured during design process by simulation. Moreover, different description languages are needed during development phases. Thus, by adopting the Action Systems, we are able to use the same formalism from specification down to implementation. In this study, exploit the possibilities to formally model power consumption in Action Systems context. The purpose is to develop formal power estimation flow, which can be used to monitor the power consumption from abstract level down to the gate level implementation.
UTU Research Portal