Jouni Isoaho
Professor
jisoaho@utu.fi +358 40 770 6547 Vesilinnantie 5 Turku |
https://sites.utu.fi/cyber/?lang=en
5 of 6
- Current Challenges in Embedded Communication Systems (2010)
- International Journal of Embedded and Real-Time Communication Systems
- Fuzzy Logic Based Control for Parallel Cascade Control (2010)
- International Journal on Automatic Control and System Engineering
- Hierarchical Agent Monitored Parallel On-Chip System: A Novel Design Paradigm and Its Formal Specification (2010)
- International Journal of Embedded and Real-Time Communication Systems
- Hierarchical Agent Monitoring Design Approach towards Self-Aware Parallel Systems-on-Chip (2010)
- ACM Transactions in Embedded Computing Systems
- Interconnection alternatives for hierarchical monitoring communication in parallel SoCs (2010)
- Microprocessors and Microsystems
- ITS Corridor of Cooperative Traffic ICT Project Report (2010)
- TUCS Publication Series
- Monitoring and Reconfiguration Techniques for Power Supply Variation Tolerant on-Chip Links (2010)
- IEEE International Symposium on Circuits and Systems. Proceedings
- Process Variation Tolerant On-Chip Communication Using Receiver and Driver Reconfiguration (2010) 11th IEEE International Symposium on Quality Electronic Design Nigussie E, Plosila J, Isoaho J
- High-speed completion detection for current sensing on-chip interconnects (2009)
- Electronics Letters
- Analysis of delay variation in encoded on-chip bus signaling under process variation (2008)
- VLSI Design
- AREA EFFICIENT DELAY-INSENSITIVE AND DIFFERENTIAL CURRENT SENSING ON-CHIP INTERCONNECT (2008) Proceedings of 2008 IEEE International SOC Conference Nigussie E, Plosila J, Isoaho J
- A software defined approach for common baseband processing (2008)
- Journal of Systems Architecture
- Current mode on-chip interconnect using level-encoded two-phase dual-rail encoding (2007)
- IEEE International Symposium on Circuits and Systems. Proceedings
- High-performance long NoC link using delay-insensitive current-mode signaling (2007) Ethiopia Nigussie, Teijo Lehtonen, Sampo Tuuna, Juha Plosila, Jouni Isoaho
- System Level Simulations (2007) Processor Design. System-On-Chip Computing for ASICs and FPGAs Virtanen S, Truscan D, Määttä S, Westerlund T, Isoaho J, Nurmi J
- Analysis of crosstalk and process variations effects on on-chip interconnects (2006) Proceedings of 2006 International Symposium on System-on-Chip Nigussie E, Tuuna S, Plosila J, Isoaho J
- An approach for analysing and improving fault tolerance in radio architectures (2006)
- IEEE International Symposium on Circuits and Systems. Proceedings
- Delay-insensitive on-chip communication link using low-swing simultaneous bidirectional signaling (2006) Proceedings: IEEE Computer Society Annual Sysmposium on VLSI 2006: Emerging VLSI Technologies and Architectures Nigussie E, Plosila J, Isoaho J
- Fault-tolerant routing approach for reconfigurable networks-on-chip (2006)
- International Symposium on System-on-Chip
- Full-duplex link implementation using dual-rail encoding and multiple-valued current-mode logic (2006)
- IEEE International Symposium on Circuits and Systems. Proceedings
Turun yliopiston Tutkimustietojärjestelmän portaali