

Juha Plosila, Ph.D.
 Professor
 University of Turku, Department of Computing
 Finland

List of Publications

July 2, 2026

A. PEER-REVIEWED SCIENTIFIC ARTICLES

Journals

1. H. Mohammadi, E. Immonen, M. Heydarzadeh J. Plosila, and H. Haghbayan. Aging-aware Fleet Management for Electric Vehicle Routing Problem, *Computers & Industrial Engineering*, 217, Elsevier, 2026.
2. K. Somasundaram and J. Plosila. Genetic Algorithm Based Multipath Optimization for Multimobile Robot Navigations. *Engineering Reports*, 8 (2), Wiley, 2026.
3. S. Shahsavari, H. Haghbayan, A. Miele, E. Immonen, and Juha Plosila. A Coordinated Approach to Control Mechanical and Computing Resources in Mobile Robots, *IEEE Transactions on Robotics*, 41: 347-363, IEEE, 2025.
4. M. Katta, T. K. Ramesh, and J. Plosila. AS-Router: A Novel Allocation Service for Efficient Network-on-Chip. *Engineering Science and Technology, an International Journal.*, 50, doi: 10.1016/j.jestch.2023.101607, Elsevier, 2024.
5. H. Haghbayan, A. Miele, O. Mutlu, and J. Plosila. Run-time Resource Management in CMPs Handling Multiple Aging Mechanisms. *IEEE Transactions on Computers*, 72 (10): 2872-2887, IEEE, 2023.
6. H. Mahboob, J. Yasin, S. Jokinen, M.-H. Haghbayan, J. Plosila, and M. Mahboob Yasin. DCP-SLAM: Distributed Collaborative Partial Swarm SLAM for Efficient Navigation of Autonomous Robots. *Sensors*, 23 (2), doi: 10.3390/s23021025, MDPI, 2023.
7. M. Katta, T. K. Ramesh, and J. Plosila. A Novel Technique for Flit Traversal in Network-on-Chip Router. *Computing*, 105: 2647–2673, doi: 10.1007/s00607-023-01200-x, Springer, 2023.
8. M. Rabah, H. Haghbayan, E. Immonen, and J. Plosila. An AI-in-Loop Fuzzy-Control Technique for UAV's Stabilization and Landing. *IEEE Access*, 10, doi: 10.1109/ACCESS.2022.3208685, 2022.
9. A. Tahir, H. Haghbayan, J. Böling and J. Plosila. Energy-efficient Post-failure Reconfiguration of Swarms of Unmanned Aerial Vehicles. *IEEE Access*, 10, doi: 10.1109/ACCESS.2022.3181244, 2022.
10. A. Kelati, E. Nigussie, I. Ben Dhaou, J. Plosila, and H. Tenhunen. Real-Time Classification of Pain Level Using Zygomaticus and Corrugator EMG Features. *Electronics*, 11(11), 1671, doi: <http://dx.doi.org/10.3390/electronics11111671>, MDPI, 2022.

11. S. Shahsavari, M. Rabah, E. Immonen, M.-H. Haghbayan. Remote Run-Time Failure Detection and Recovery Control for Quadcopters. *Journal of Integrated Design and Process Science (JIDPS)*, SDPS, 2022.
12. F. Hosseinpour, A. Naebi, S. Virtanen, T. Pahikkala, H. Tenhunen, and J. Plosila. A Resource Management Model for Distributed Multi-Task Applications in Fog Computing Networks. *IEEE Access*, 9, 152792-152802, doi: 10.1109/ACCESS.2021.3127355, 2021.
13. J. N. Yasin, M.-H. Haghbayan, M. Yasin, and J. Plosila. Swarm Formation Morphing for Congestion-Aware Collision Avoidance. *Heliyon* 7(8), Elsevier, 2021.
14. M. Katta, T. K. Ramesh, and J. Plosila. SB-Router: A Swapped Buffer Activated Low Latency Network-on-Chip Router. *IEEE Access* 9, 126564-126578, doi: 10.1109/ACCESS.2021.3111294, 2021.
15. J. N. Yasin, H. Mahboob, M.-H. Haghbayan, M. M. Yasin, and J. Plosila. Energy-efficient Navigation of an Autonomous Swarm with Adaptive Consciousness. *Remote Sensing*, 13(6), MDPI, 2021.
16. A. Tahir, J. Böling, M.-H. Haghbayan, and J. Plosila. Comparison of Linear and Nonlinear Methods for Distributed Control of a Hierarchical Formation of UAVs. *IEEE Access* 8, 2020.
17. J. N. Yasin, S. A. S. Mohamed, M. H. Haghbayan, J. Heikkonen, H. Tenhunen, M. M. Yasin, and J. Plosila. Energy-efficient Formation Morphing for Collision Avoidance in a Swarm of Drones. *IEEE Access* 8, 170681 – 170695, 2020.
18. M. Rabah, A. Rohan, M.-H. Haghbayan, J. Plosila, and S.-H. Kim. Heterogeneous Parallelization for Object Detection and Tracking in UAVs. *IEEE Access* 8, 2020.
19. J. N. Yasin, S. A. S. Mohamed, M.-H. Haghbayan, J. Heikkonen, H. Tenhunen, J. Plosila. Low-cost Ultrasonic based Object Detection and Collision Avoidance Method for Autonomous Robots. *International Journal of Information Technology*, 13: 97–107, Springer, 2020/2021.
20. A. Kelati, H. Gaber, J. Plosila, H. Tenhunen. Implementation of Non-Intrusive Appliances Load Monitoring (NIALM) on K-nearest Neighbors (k-NN) classifier. *AIMS Electronics and Electrical Engineering*, 4(3), AIMS, 2020.
21. J. N. Yasin, S. A. S. Mohamed, M.-H. Haghbayan, J. Heikkonen, H. Tenhunen, J. Plosila. Unmanned Aerial Vehicles (UAVs): Collision Avoidance Systems and Approaches. *IEEE Access* 8, 105139 – 105155, 2020.
22. S. A. S. Mohamed, M.-H. Haghbayan, T. Westerlund, J. Heikkonen, H. Tenhunen, and J. Plosila. A Survey on Odometry for Autonomous Navigation Systems. *IEEE Access*, 7: 97466-97486, doi: 10.1109/ACCESS.2019.2929133, IEEE, 2019.
23. P. Oleynik, R. Vainio, H.-P. Hedman, A. Punkkinen, R. Punkkinen, L. Salomaa, T. Säntti, J. Tuominen, P. Virtanen, A. Bosser, P. Janhunen, E. Kilpua, M. Palmroth, J. Praks, A. Slavinskisc, S. R. U. Kakakhel, J. Peltonen, J. Plosila, J. Tammi, H. Tenhunen, T. Westerlund. Particle Telescope aboard FORESAIL-1: simulated performance. *Advances in Space Research*, Elsevier, 2019.
24. A. Tahir, J. Böling, M.-H. Haghbayan, H. Toivonen, and Juha Plosila. Swarms of Unmanned Aerial Vehicles – A Survey. *Journal of Industrial Information Integration*, Elsevier, 2019.
25. M. Palmroth, J. Praks, R. Vainio, P. Janhunen, E. K. J. Kilpua, **et al.** (59 authors in total). FORESAIL-1 CubeSat Mission to Measure Radiation Belt Losses and Demonstrate Deorbiting. *Journal of Geophysical Research (JGR): Space Physics*, 124:5783–5799, doi: 10.1029/2018JA026354, Wiley, 2019.
26. A. Majd, G. Sahebi, M. Daneshlab, J. Plosila, S. Lofti, and H. Tenhunen. Parallel Imperialist Competitive Algorithms. *Concurrency and Computation: Practice and Experience*, DOI: 10.1002/cpe.4393, Wiley, 2018.
27. F. Hosseinpour, J. Plosila, and H. Tenhunen. Smart Data: A New Perspective of Tackling the Big Data Phenomena Leveraging a Fog Computing System. *International Journal of Digital Content Technology and its Applications (JDCTA)*, 10(5):119-130, www.globalcis.org/jdcta/ppl/JDCTA3783PPL.pdf, GlobalCIS, 2016.
28. F. Farahnakian, T. Pahikkala, P. Liljeberg, J. Plosila, N. T. Hieu, and H. Tenhunen. Energy-aware VM Consolidation in Cloud Data Centers Using Utilization Prediction Model. *IEEE Transactions on Cloud Computing*, doi: 10.1109/TCC.2016.2617374, IEEE, 2016.

29. F. Hosseinpour, P. Vahdani Amoli, J. Plosila, T. Hämäläinen, and H. Tenhunen. An Intrusion Detection System for Fog Computing and IoT based Logistic Systems using a Smart Data Approach. *International Journal of Digital Content Technology and its Applications (JDCTA)*, 10(5):34-46, www.globalcis.org/jdcta/ppl/JDCTA3775PPL.pdf, GlobalCIS, 2016.
30. F. Hosseinpour, Y. Meng, T. Westerlund, J. Plosila, and H. Tenhunen. A Review on Fog Computing Systems. *International Journal of Advancements in Computing Technology (IJACT)*, 8(5): 48-61, www.globalcis.org/ijact/ppl/IJACT3595PPL.pdf, GlobalCIS, 2016.
31. M.-H. Haghbayan, A.-M. Rahmani, A. Miele, M. Fattah, J. Plosila, P. Liljeberg, H. Tenhunen. A Power-Aware Approach for Online Test Scheduling in Many-Core Architectures. *IEEE Transactions on Computers (TC)*, 65(3): 730-743, doi: 10.1109/TC.2015.2481411, IEEE, 2016.
32. S. M. A. H. Jafri, M. A. Tajammul, A. Hemani, K. Paul, J. Plosila, P. Ellervee, and H. Tenhunen. Polymorphic Configuration Architecture for CGRAs. *IEEE Transactions on Very Large Scale Integration Systems (TVLSI)*, doi: 10.1109/TVLSI.2015.2402392, IEEE, 2015.
33. S. M. A. H. Jafri, M. Daneshtalab, A. Hemani, N. Abbas, M. A. Awan, and J. Plosila. TEA: Timing and Energy Aware Compression Architecture for Efficient Configuration in CGRAs. *Microprocessors and Microsystems (MICPRO)*, doi:10.1016/j.micpro.2015.05.002, Elsevier, 2015.
34. T. C. Xu, V. Leppänen, P. Liljeberg, J. Plosila, and H. Tenhunen. PDNOC: Partially Diagonal Network-on-Chip for High Efficiency Multicore Systems. *Concurrency and Computation: Practice and Experience*, 27(4): 1054-1067, doi: 10.1002/cpe.3364, Wiley, 2015.
35. F. Farahnakian, A. Ashraf, T. Pahikkala, P. Liljeberg, J. Plosila, I. Porres, and H. Tenhunen. Using Ant Colony System to Consolidate VMs for Green Cloud Computing. *IEEE Transactions on Services Computing*, 8(2): 187-198, IEEE, 2015.
36. S. M. A. H. Jafri, O. Ozbag, N. Farahini, K. Paul, A. Hemani, J. Plosila, and Hannu Tenhunen. Architecture and Implementation of Dynamic Parallelism, Voltage and Frequency Scaling (PVFS) on CGRAs. *ACM Journal on Emerging Technologies in Computing Systems (JETC)*, 11(4): Article 40, 2015.
37. T. Poikela, M. De Gaspari, J. Plosila, T. Westerlund, R. Ballagriga, J. Buytart, M. Campbell, X. Llopart, K. Wyllie, V. Gromov, M. van Beuzekom, and V. Zivkovic. VeloPix: The Pixel ASIC for the LHCb Upgrade. *Journal of Instrumentation (JINST)*, 10, C01057 doi: 10.1088/1748-0221/10/01/C01057, IOP Publishing for SISSA, 2015.
38. F. Hosseinpour, P. Vahdani Amoli, F. Farahnakian, J. Plosila, T. Hämäläinen. Artificial Immune System Based Intrusion Detection: Innate Immunity using an Unsupervised Learning Approach. *International Journal of Digital Content Technology and its Applications (JDCTA)*, 8(5):1-12, www.globalcis.org/jdcta/ppl/JDCTA3675PPL.pdf, GlobalCIS, 2014.
39. S. Soroushnia, M. Daneshtalab, J. Plosila, T. Pahikkala, and P. Liljeberg. High Performance Pattern Matching on Heterogeneous Platform. *Journal of Integrative Bioinformatics (JIB)*, 11(3):253, doi: 10.2390/biecoll-jib-2014-253., PubMed, 2014.
40. S. M. A. H. Jafri, S. Piestrak, A. Hemani, K. Paul, J. Plosila, and H. Tenhunen. Private Reliability Environments for Efficient Fault-Tolerance in CGRAs. *Design Automation for Embedded Systems (DAES)*, doi: 10.1007/s10617-014-9129-6, Springer, 2014.
41. T Poikela, J Plosila, T Westerlund, M Campbell, M De Gaspari, X Llopart, V Gromov, R Kluit, M van Beuzekom, F Zappon, V Zivkovic, C Brezina, K Desch, Y Fu and A Kruth. Timepix3: a 65K channel hybrid pixel readout chip with simultaneous ToA/ToT and sparse readout. *Journal of Instrumentation*, 9, C05013, doi: 10.1088/1748-0221/9/05/C05013. IOP Publishing for SISSA, 2014.
42. K. Somasundaram, J. Plosila, and N. Viswanathan. Deadlock Free Routing Algorithm for Minimizing Congestion in a Hamiltonian Connected Recursive 3D-NoCs. *Microelectronics Journal*, 45(8): 989-1000, doi: 10.1016/j.mejo.2014.05.003, Elsevier, 2014.
43. T. Poikela, J. Plosila, T. Westerlund, J. Buytaert, M. Campbell, M. De Gaspari, X. Llopart, K. Wyllie, V. Gromov, R. Kluit, M. van Beuzekom, F. Zappon, V. Zivkovic, C. Brezina, K. Desch, Y. Fu, and A. Kruth. Digital Column Readout Architectures for Hybrid Pixel Detector Readout Chips. *Journal of Instrumentation*, 9(01), C01007, doi:10.1088/1748-0221/9/01/C01007, IOP Publishing for SISSA, 2014.

44. F. Farahnakian, M. Ebrahimi, M. Daneshtalab, P. Liljeberg, and J. Plosila. Adaptive Load Balancing in Learning-Based Approaches for Many-Core Embedded Systems. *The Journal of Supercomputing*, 68(3): 1214–1234, Springer, 2014.
45. A.-M. Rahmani, K. R. Vaddina, K. Latif, P. Liljeberg, J. Plosila, and H. Tenhunen. High-Performance and Fault-Tolerant 3D NoC-Bus Hybrid Architecture Using ARB-NET Based Adaptive Monitoring Platform. *Transactions on Computers (TC)*, 63(3): 734-747, doi: 10.1109/TC.2012.278, IEEE, 2014.
46. F. Farahnakian, M. Ebrahimi, M. Daneshtalab, P. Liljeberg, and J. Plosila. Bi-LCQ: A Low-Weight Clustering-Based Q-Learning Approach for NoCs. *Microprocessors and Microsystems (MICPRO)*, 38(1), 64–75, Elsevier, 2014.
47. S. M. A. H. Jafri, L. Guang, A. Hemani, K. Paul, J. Plosila, and H. Tenhunen. Energy-Aware Fault-Tolerant NoCs Addressing Multiple Traffic Classes. *Microprocessors and Microsystems (MICPRO)*, doi: 10.1016/j.micpro.2013.04.005, Elsevier, 2013.
48. K. R. Vaddina, A.-M. Rahmani, M. Fattah, P. Liljeberg, and J. Plosila. Design Space Exploration of Thermal-Aware Many-Core Systems. *Journal of Systems Architecture (JSA)*, 59(10): 1197–1213, doi: 10.1016/j.sysarc.2013.08.007, Elsevier, 2013.
49. S. Ostroumov, L. Tsiopoulos, J. Plosila, and K. Sere. Formal Approach to Agent-Based Dynamic Reconfiguration in Networks-On-Chip. *Journal of Systems Architecture (JSA)*, 59(9): 709–728, doi: 10.1016/j.sysarc.2013.06.001, Elsevier, 2013.
50. K. R. Vaddina, P. Liljeberg, and J. Plosila, Exploration of Temperature- Aware Placement Approaches in 2D and 3D Stacked Systems. *International Journal of Adaptive, Resilient and Autonomic Systems (IJARAS)*, 4(3): 61–81, IGI Global, 2013.
51. A.-M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. Design and Implementation of Reconfigurable FIFOs for Voltage/Frequency Island-Based Networks-on-Chip. *Microprocessors and Microsystems (MICPRO)*, 37(4-5): 432-445, doi: 10.1016/j.micpro.2012.07.003, Elsevier, 2013.
52. T. C. Xu, G. Schley, P. Liljeberg, M. Radetzki, J. Plosila, and H. Tenhunen. Optimal Placement of Vertical Connections in 3D Network-on-Chip. *Journal of Systems Architecture (JSA)*, 59(7), 441–454, doi: 10.1016/j.sysarc.2013.05.002, Elsevier, 2013.
53. M. Daneshtalab, M. Ebrahimi, P. Liljeberg, J. Plosila, and H. Tenhunen. Cluster-Based Topologies for 3D Networks-on-Chip Using Advanced Inter-Layer Bus Architecture. *Journal of Computer and System Sciences (JCSS)*, 79(4): 475-491, Elsevier, 2013.
54. B. Yang, L. Guang, T. Säntti, and J. Plosila, Mapping Multiple Applications with Unbounded and Bounded Number of Cores on Many-Core Networks-on-Chip. *Microprocessors and Microsystems (MICPRO)*, 37(4-5): 460-471 Elsevier, 2013.
55. M. Daneshtalab, M. Ebrahimi, P. Liljeberg, J. Plosila, and H. Tenhunen. A systematic reordering mechanism for on-chip networks using efficient congestion-aware method. *Journal of Systems Architecture (JSA)*, 59(4-5): 213-222, Elsevier, 2013.
56. A.-M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. Developing a Power-Efficient and Low-Cost 3D NoC Using Smart GALS-Based Vertical Channels. *Special Issue on Multi-Core Computing Systems: Architecture, Programming Tools, and Applications*, *Journal of Computer and System Sciences (JCSS)*, 79(4): 440-456, Elsevier, 2013.
57. M. Ebrahimi, M. Daneshtalab, P. Liljeberg, J. Plosila, J. Flich, and H. Tenhunen. Path-based Partitioning Methods for 3D Networks-on-Chip with Minimal Adaptive Routing. *Transactions on Computers (TC)*, doi: 10.1109/TC.2012.255, IEEE, 2012.
58. A.-M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. Exploring a Low-Cost and Power-Efficient Hybridization Technique for 3D NoC-Bus Hybrid Architecture using LastZ-Based Routing Algorithms. *Journal of Low Power Electronics (JOLPE)*, 8(4): 403-414, American Scientific Publishers (ASP), 2012.
59. L. Guang, R. Kanth, J. Plosila, and H. Tenhunen. Hierarchical Monitoring in Smart House: Design Scalability, Dependability and Energy-Efficiency. *Communications in Information Science and Management Engineering (CISME)*, 2 (11): 46-51, The World Academic Publishing, 2012.

60. A.-M. Rahmani, K. R. Vaddina, K. Latif, P. Liljeberg, J. Plosila, and H. Tenhunen. Design and Management of High Performance, Reliable, and Thermal-Aware 3D Networks-on-Chip. *IET Circuits, Devices & Systems*, 6(5): 308-321, IET, 2012.
61. B. Yang, L. Guang, T. Sántti, and J. Plosila. Tree-Model Based Contention-Aware Task Mapping on Many-Core Networks-on-Chip. *Communications in Information Science and Management Engineering (CISME)*, 2(10): 22-27, The World Academic Publishing, 2012.
62. L. Guang, E. Nigussie, J. Plosila, J. Isoaho, and H. Tenhunen. Survey of Self-Adaptive NoCs with Energy-Efficiency and Dependability. *International Journal of Embedded and Real-Time Communication Systems (IJERTCS)*, 3(2): 1-22, IGI Global, 2012.
63. J. Plosila and W. Dargie. Monitoring and Adaptation Strategies in Self-Aware and Adaptive Embedded Systems. Guest Editorial Preface. *International Journal of Embedded and Real-Time Communication Systems (IJERTCS): Special Issue on Self-Aware and Adaptive Embedded Systems*, 3(2): i - iii, IGI Global, 2012.
64. V. Rantala, P. Liljeberg, and J. Plosila. Status Data and Communication Aspects in Dynamically Clustered Network-on-Chip Monitoring. *Journal of Electrical and Computer Engineering*, doi:10.1155/2012/728191, Article ID 728191: 1-14, Hindawi, 2012.
65. E. Nigussie, S. Tuuna, J. Plosila, J. Isoaho and H. Tenhunen. Semi-Serial On-Chip Link Implementation for Energy Efficiency and High Throughput. *Transactions on Very Large Scale Integration Systems (TVLSI)*, 20(12): 2265-2277, doi: 10.1109/TVLSI.2011.2170228, IEEE, 2012.
66. L. Guang, E. Nigussie, J. Plosila, and H. Tenhunen. Dual Monitoring Communication for Self-Aware Network-on-Chip: Architecture and Case Study. *International Journal of Adaptive, Resilient, and Autonomic Systems (IJARAS)*, 3(3): 73-92, IGI Global, 2012.
67. M. Daneshlab, M. Ebrahimi, P. Liljeberg, J. Plosila, and H. Tenhunen. Memory-Efficient On-Chip Network with Adaptive Interfaces. *Transactions on Computer-Aided Design (TCAD)*, 31(1): 146-159, IEEE, 2012.
68. M. Daneshlab, M. Kamali, M. Ebrahimi, S. Mohammadi, A. Afzali-Kusha, and J. Plosila. Adaptive Input-Output Selection Based On-Chip Router Architecture. *Journal of Low Power Electronics (JOLPE)*, 8(1): 11-29, American Scientific Publishers (ASP), 2012.
69. T. Poikela, J. Plosila, T. Westerlund, J. Buytaert, M. Campbell, X. Llopart, R. Plackett, K. Wyllie, M. van Beuzekom, V. Gromov, R. Kluit, F. Zappone, and V. Zivkovic. Architectural Modeling of Pixel Readout Chips Velopix and Timepix3. *Journal of Instrumentation (JINST)*, 7(1), doi: 10.1088/1748-0221/7/01/C01093, IOP Publishing for SISSA, 2012.
70. K. Somasundaram and J. Plosila. Deadlock-Free Routing Algorithm for Minimizing Data Packet Transmission in Network-on-Chip. *International Journal of Embedded and Real-Time Communication Systems (IJERTCS)*, 3(1): 70-81, IGI Global, 2012.
71. E. Nigussie, S. Tuuna, J. Plosila, P. Liljeberg, J. Isoaho and H. Tenhunen. Boosting Performance of Self-Timed Delay-Insensitive Bit Parallel On-Chip Interconnects. *Circuits, Devices and Systems*, 5(6): 505-517, IET, 2011.
72. M. Valinataj, S. Mohammadi, J. Plosila, P. Liljeberg, and H. Tenhunen. A Reconfigurable and Adaptive Routing Method for Fault-Tolerant Mesh-Based Networks-on-Chip. *International Journal of Electronics and Communications (AEU)*, 65(7): 630-640, Elsevier, 2011.
73. V. Rantala, T. Lehtonen, P. Liljeberg, and J. Plosila. Analysis of Monitoring Structures for Network-on-Chip – A Distributed Approach. *International Journal of Embedded and Real-Time Communication Systems (IJERTCS)*, 2(1): 49-67, IGI Global, 2011.
74. L. Guang, J. Plosila, J. Isoaho, and H. Tenhunen. Hierarchical Agent Monitored Parallel On-Chip System: A Novel Design Paradigm and Its Formal Specification. *International Journal of Embedded and Real-Time Communication Systems (IJERTCS)*, 1(2): 86-105, IGI Global, 2010.
75. L. Tsiopoulos, K. Sere, and J. Plosila. Modelling Communication in Multi-Processor Systems-on-Chip Using Modular Connectors. *International Journal of Embedded and Real-Time Communication Systems (IJERTCS)*, 1(2): 23-44, IGI Global, 2010.

76. J. Plosila. Guest Editorial Preface. *International Journal of Embedded and Real-Time Communication Systems (IJERTCS): Special Issue on Formal Modeling, Development, and Analysis of Communication Intensive Embedded Systems*, 1(2): i - iii, IGI Global, 2010.
77. J. Isoaho, S. Virtanen, and J. Plosila. Current Challenges in Embedded Communication Systems. *International Journal of Embedded and Real-Time Communication Systems (IJERTCS)*, 1(1): 1-21, IGI Global, 2010.
78. E. Nigussie, J. Plosila, and J. Isoaho. High-Speed Completion Detection for Current Sensing On-Chip Interconnects. *Electronics Letters*, 45 (11): 547-548, IET, 2009.
79. T. Lehtonen, D. Wolpert, P. Liljeberg, J. Plosila and P. Ampadu. Self-Adaptive System for Addressing Permanent Errors in On-Chip Interconnects. *Transactions on Very Large Scale Integration Systems (TVLSI)*, 18(4): 527-540, IEEE, 2010.
80. J. Tuominen, T. Westerlund and J. Plosila. Power Aware System Refinement. *Electronic Notes in Theoretical Computer Science*, 201:223-253, Elsevier, 2008.
81. T. Westerlund and J. Plosila. Time Aware System Refinement. *Electronic Notes in Theoretical Computer Science*, 187:91-106, Elsevier, 2007.
82. T. Lehtonen, P. Liljeberg and J. Plosila. On-Line Reconfigurable Self-Timed Links for Fault Tolerant NoC. *VLSI Journal*, 2007 (Article ID 94676):13, Hindawi, 2007.
83. E. Nigussie, T. Lehtonen, S. Tuuna, J. Plosila, and J. Isoaho. High-Performance Long NoC Link Using Delay-Insensitive Current Mode Signaling. *VLSI Journal*, 2007 (Article ID 46514):13, Hindawi, 2007.
84. J. Plosila, K. Sere, and M. Walden. Asynchronous System Synthesis. *Science of Computer Programming*, 55: 259-288, Elsevier, 2004.
85. P. Liljeberg, J. Plosila, and J. Isoaho. Self-Timed Communication Platform for Implementing High-Performance Systems-on-Chip. *VLSI Integration*, 38: 43-67, Elsevier, 2004.
86. J. Plosila, T. Seceleanu, and P. Liljeberg. Implementation of a Self-Timed Segmented Bus. *Design & Test Special Issue on Clockless Design*, 20 (3): 44-50, IEEE, 2003.
87. J. Plosila and T. Seceleanu. Aspects of VLSI Design of Synchronous Action Systems. *Romanian Journal of Information Science and Technology*, 1(4): 353-391, The Publishing House of the Romanian Academy, 1998.

Book Chapters: LNCS-type Publication Series

88. F. Hosseinpour, A. S. Siddiqui, J. Plosila, and H. Tenhunen. A Security Framework for Fog Networks based on Role-Based Access Control and Trust Models. *International Conference on Research and Practical Issues of Enterprise Information Systems (CONFENIS 2017)*, *Lecture Notes in Business Information Processing*, 310: 168-180. Springer, Cham, 2018.
89. S. Soroushnia, M. Daneshthalab, J. Plosila, and P. Liljeberg. Heterogeneous Parallelization of Aho-Corasick Algorithm. *8th International Conference on Practical Applications of Computational Biology & Bioinformatics (PACBB 2014)*, *Advances in Intelligent Systems and Computing*, 294: 153-160, Springer, 2014.
90. T. C. Xu, V. Leppänen, P. Liljeberg, J. Plosila, and H. Tenhunen. PDNOC: An Efficient Partially Diagonal Network-on-Chip Design. *10th International Conference on Parallel Processing and Applied Mathematics (PPAM 2013)*, *Lecture Notes in Computer Science (LNCS)*, 8384: 513-522, Springer-Verlag, 2013.
91. T. C. Xu, P. Liljeberg, J. Plosila, and H. Tenhunen. OPTNOC: An Optimized 3D Network-on-Chip Design for Fast Memory Access. *22nd International Conference on Parallel Architectures and Compilation Techniques (PACT 2013)*, *Lecture Notes in Computer Science (LNCS)*, 7979: 436-441, Springer-Verlag, 2013.
92. B. Yang, L. Guang, T. Sántti, and J. Plosila. Parameter-Optimized Simulated Annealing for Application Mapping on Networks-on-Chip. *Lecture Notes in Computer Science (LNCS)*, 7219: 307-322, Springer-Verlag, 2012.

93. M. Ebrahimi, M. Daneshtalab, P. Liljeberg, J. Plosila, and H. Tenhunen. Exploring Congestion-Aware Methods for Distributing Traffic in On-Chip Networks. *Communications in Computer and Information Science (CCIS)*, 241: 319-327, doi: 10.1007/978-3-642-27337-7_30, Springer-Verlag, 2011.
94. A-M. Rahmani, K. Rao Vaddina, P. Liljeberg, J. Plosila, and H. Tenhunen. Power and Area Optimization of 3D Networks-on-Chip Using Smart and Efficient Vertical Channels. *Lecture Notes in Computer Science (LNCS)*, 6951: 278-287, Springer-Verlag, 2011.
95. T. Westerlund and J. Plosila. Time-Aware Modelling and Analysis of Multiclocked VLSI Systems. *Lecture Notes in Computer Science (LNCS)*, 4260: 737-756, Springer-Verlag, 2006.
96. J. Plosila, P. Liljeberg, and J. Isoaho. Modelling and Refinement of an On-Chip Communication Architecture. *Lecture Notes in Computer Science (LNCS)*, 3785: 219-234, Springer-Verlag, 2005.
97. T. Westerlund and J. Plosila. Formal Specification of a Protocol Processor. *Lecture Notes in Computer Science (LNCS)*, 3553: 122-131, Springer-Verlag, 2005.
98. T. Seceleanu and J. Plosila. Constituent Elements of a Correctness-Preserving UML Design Approach. *Lecture Notes in Computer Science (LNCS)*, 2999: 227-246, Springer-Verlag, 2004.
99. J. Plosila, K. Sere, and M. Waldén. Design with Asynchronously Communicating Components. *Lecture Notes in Computer Science (LNCS)*, 2852: 424-442, Springer-Verlag, 2003.
100. J. Plosila and T. Seceleanu. Specification of an Asynchronous On-Chip Bus. *Lecture Notes in Computer Science (LNCS)*, 2495: 383-395, Springer-Verlag, 2002.
101. T. Seceleanu and J. Plosila. Formal Pipeline Design. *Lecture Notes in Computer Science (LNCS)*, 2144: 167-173, Springer-Verlag, 2001.

Book Chapters: Research Books

102. A. Kelati, J. Plosila, and H. Tenhunen. Integrating Smart Meter Load Profiling for Enhanced Data Insights and Patient Care. In Thomas F. Heston, editor, *A Comprehensive Overview of Telemedicine*, doi: 10.5772/intechopen.1004777, IntechOpen, 2024.
103. S. Ostroumov, L. Tsiopoulos, M. Waldén, and J. Plosila. Hierarchical Agent-Based Monitoring Systems for Dynamic Reconfiguration in NoC Platforms: A Formal Approach. In S. Virtanen, editor, *Advancing Embedded Systems and Real-Time Communications with Emerging Technologies*, 302-333, doi: 10.4018/978-1-4666-6034-2.ch013, IGI Global, 2014.
104. L. Guang, J. Plosila, and H. Tenhunen. Self-Adaptive SoCs for Dependability - Review & Prospects. In S. Virtanen, editor, *Advancing Embedded Systems and Real-Time Communications with Emerging Technologies*, 1-21, doi: 10.4018/978-1-4666-6034-2.ch001, IGI Global, 2014.
105. M. Ebrahimi, M. Daneshtalab, P. Liljeberg, J. Plosila, and H. Tenhunen. Path-based Multicast Routing Algorithms for 2D and 3D Mesh Networks. In M. Palesi and M. Daneshtalab, editors, *Routing Algorithms in Networks-on-Chip*, 161-189, Springer, 2014.
106. L. Guang, J. Plosila, J. Isoaho, and H. Tenhunen. Hierarchical Agent Monitored Parallel On-Chip System: A Novel Design Paradigm and Its Formal Specification. In S. Virtanen, editor, *Innovations in Embedded and Real-Time Systems Engineering for Communication*, 278-296, IGI Global, 2012. (*Reprint*).
107. L. Tsiopoulos, K. Sere, and J. Plosila. Modelling Communication in Multi-Processor Systems-on-Chip Using Modular Connectors. In S. Virtanen, editor, *Innovations in Embedded and Real-Time Systems Engineering for Communication*, 219-240, IGI Global, 2012. (*Reprint*).
108. J. Isoaho, S. Virtanen, and J. Plosila. Current Challenges in Embedded Communication Systems. In S. Virtanen, editor, *Innovations in Embedded and Real-Time Systems Engineering for Communication*, 1-21, IGI Global, 2012. (*Reprint*).

109. L. Guang, J. Plosila, J. Isoaho, and H. Tenhunen. HAMSoC: A Monitoring-Centric Design Approach for Adaptive Parallel Computing. In Phan Cong-Vinh, editor, *Autonomic Networking-on-Chip: Bio-Inspired Specification, Development, and Verification*, 135-164, CRC Press, 2011.
110. L. Petre, K. Sere, L. Tsiopoulos, P. Liljeberg, and J. Plosila. Towards Self-Placing Applications on 2D- and 3D-NoCs. In Phan Cong-Vinh, editor, *Autonomic Networking-on-Chip: Bio-Inspired Specification, Development, and Verification*, CRC Press, 2011.
111. T. Sántti, J. Tyystjärvi, and J. Plosila. Java Co-Processor for Embedded Systems. In Jari Nurmi, editor, *Processor Design*, Springer, 2007.
112. J. Plosila, T. Seceleanu, and K. Sere. Formal Communication Modeling and Refinement. In J. Nurmi, H. Tenhunen, J. Isoaho, and A. Jantsch, editors, *Interconnect-Centric Design for Advanced SoC and NoC*, Kluwer, 2004.
113. P. Liljeberg, J. Tuominen, S. Tuuna, J. Plosila, and J. Isoaho. Self-Timed Approach for Noise Reduction in SoC. In J. Nurmi, H. Tenhunen, J. Isoaho, and A. Jantsch, editors, *Interconnect-Centric Design for Advanced SoC and NoC*, Kluwer, 2004.

Conference Proceedings

114. H. Mohammadi, A. Zarei, A. Nourian, J. Plosila, and H. Haghbayan. Joint Optimization of Mechanical Energy, Computational Energy, and Time in Swarms of Collaborative Autonomous Electric Vehicles Routing. In *Proc. of the 2026 IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS)*, IEEE, September 2026. (to appear)
115. A. Naseri, J. Plosila, and H. Haghbayan. Energy-Aware Path Planning for Mobile Robots in Mechanically and Computationally Complex Environments. In *Proc. of the 2026 IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS)*, IEEE, September 2026. (to appear)
116. H. Mohammadi, E. Immonen, J. Plosila, and H. Haghbayan. Integrated Modeling and Simulation of Mechanical, Computational, Communication, and Battery in Robots. In *Proc. of the 40th ECMS International Conference on Modelling and Simulation (ECMS)*, ECMS, June 2026.
117. A. Naseri, J. Plosila, and H. Haghbayan. Adaptive Simulation Platform in NVIDIA Isaac Sim for Self-Aware Heterogeneous Robots. In *Proc. of the 40th ECMS International Conference on Modelling and Simulation (ECMS)*, ECMS, June 2026.
118. A. Zarei, S. Shahsavari, J. Plosila, and H. Haghbayan. Run-Time Optimization of Overall Energy Consumption in Lightweight Collaborative Arms for Repetitive Tasks. In *Proc. of the the 2026 IEEE International Conference on Robotics & Automation (ICRA)*, IEEE, June 2026.
119. H. Mohammadi Kamizji, A. Zarei, J. Plosila, and H. Haghbayan. Energy-Optimal Path Planning for Mobile Robot with Computation Offloading. In *Proc. of the 11th International Conference on Control and Robotics Engineering (ICCRE)*, IEEE, May 2026.
120. D. Warnakulasuriya, J. Plosila, and H. Haghbayan. Towards Self-Supervised Intent Recognition in Human-Robot Collaboration using Active Inference. In *Proc. of the 11th International Conference on Control and Robotics Engineering (ICCRE)*, IEEE, May 2026.
121. C. Wu, H. Haghbayan, A. Malik, A. Miele, and J. Plosila. Runtime Energy-Efficient Control Policy for Mobile Robots with Computing Workload and Battery Awareness. In *Proc. of the 2025 IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS)*, October 2025.
122. A. Ijaz, H. Haghbayan, A. Malik, E. Nigussie, Ethiopia, and J. Plosila. Towards Optimizing Communication Cost in Energy Efficient IoT Devices for Swarm Robotics. In *Proc. of the 20th International Conference on Future Networks and Communications/ 22nd International Conference on Mobile Systems and Pervasive Computing/15th International Conference on Sustainable Energy Information Technology (FNC/MobiSPC/SEIT)*, Elsevier, August 2025.

123. A. Naseri, S. Shahsavari, J. Plosila, and H. Haghbayan. Co-Management of Computational and Mechanical Energy in Mobile Robots Using Reinforcement Learning. In Proc. of the 2025 European Control Conference (ECC). IEEE, June 2025.
124. S. Shahsavari, E. Immonen, H. Haghbayan, and J. Plosila. A Novel Approach for Battery State-of-Health Estimation Using Convolutional Auto-Encoders. In Proc. of the 2025 European Control Conference (ECC). IEEE, June 2025.
125. A. Naseri, S. Shahsavari, Plosila, J., and H. Haghbayan. Simulation Of Mechanical And Computational Power Consumption in Mobile Robots. In Proc. of the 39th ECMS International Conference on Modelling and Simulation (ECMS), ECMS, June 2025.
126. D. A. Warnakulasuriya, J. Plosila, and H. Haghbayan. Energy-Efficient Path Planning in Uneven Terrains Using Adaptive Reinforcement Learning. In Proc. of the 10th International Conference on Control and Robotics Engineering (ICCRE), IEEE, May 2025.
127. T. Saukkio, J. Plosila, and H. Haghbayan. A Structural Simulation Framework for Cognitive Systems. In Proc. of the 10th International Conference on Control and Robotics Engineering (ICCRE), IEEE, May 2025.
128. C. Wu, H. Haghbayan, M. Heydarzadeh, E. Immonen, and J. Plosila. Optimizing Energy Efficiency in Mobile Robots: A Battery-Aware Dynamic Path Planning Approach. . In Proc. of the 10th International Conference on Control and Robotics Engineering (ICCRE), IEEE, May 2025.
129. M. Heydarzadeh, M. G. Tehrani, A. Tahir, E. Immonen, H. Haghbayan, and J. Plosila. Analysis of ECM Battery Modeling Techniques for Different Battery Types, In Proc. of the 13th International Workshop on Robot Motion Control (RoMoCo'24), IEEE, July 2024.
130. M. Karami, S. Shahsavari, E. Immonen, H. Haghbayan, and J. Plosila. A Coupled Battery State-of-Charge and Voltage Model for Optimal Control Applications. In Proc. of 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), doi: 10.23919/DATE56975.2023.10137028, IEEE, April 2023.
131. M. Karami, S. Shahsavari, E. Immonen, M.-H. Haghbayan, and J. Plosila. An Extension of the Kinetic Battery Model for Optimal Control Applications. In Proc. of IEEE 32nd International Symposium on Industrial Electronics (ISIE), doi: 10.1109/ISIE51358.2023.10227986, IEEE, June 2023.
132. M. Heydarzadeh, E. Immonen, H. Haghbayan, and J. Plosila. A Light-weight Model for Run-time Battery SOC-SOH Estimation while Considering Aging. In Proc. of the 37th ECMS International Conference on Modelling and Simulation (ECMS), 37: 466-472, doi: 10.7148/2023-0466, ECMS, June 2023.
133. M. Katta, T. K. Ramesh, and J. Plosila. SB-Router: Impact of Maximum Hops Per Cycle On Network-on-Chip Router using Express Bypass Channels. In Proc. Of IEEE 4th PhD Colloquium on Emerging Domain Innovation and Technology for Society (PhD EDITS), November 2022.
134. M. Karami, M.-H. Haghbayan, M. Ebrahimi, A. Miele, and J. Plosila. Thread-level Parallelism in Fault Simulation of Deep Neural Networks on Multi-Processor Systems. In Proc. of the 35th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT 2022), IEEE, October 2022.
135. J. N. Yasin, H. Mahboob, S. Jokinen, H. Haghbayan, M. M. Yasin, and J. Plosila. Partial Swarm SLAM for Intelligent Navigation. In Proc. of the 20th International Conference on Practical Applications of Agents and Multi-Agent Systems (PAAMS 2022), Springer, July 2022.
136. S. Shahsavari, E. Immonen, M. Karami, H. Haghbayan, and J. Plosila. How to Run a World Record? A Reinforcement Learning Approach. In Proc. of 36th International ECMS Conference on Modeling and Simulation (ECMS 2022), ECMS, June 2022.
137. S. A. S. Mohamed, M.-H. Haghbayan, A. Miele, O. Mutlu, and J. Plosila, Energy-Efficient Mobile Robot Control via Run-time Monitoring of Environmental Complexity and Computing Workload. In Proc. of IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS 2021), IEEE, September 2021.
138. J. N. Yasin, H. Mahboob, M.-H. Haghbayan, M. M. Yasin, and J. Plosila. Cellular Formation Maintenance and Collision Avoidance Using Centroid-Based Point Set Registration in a

- Swarm of Drones. In Proc. of the 7th Intelligent Systems Conference (IntelliSys 2021), Springer, September 2021.
139. S. A. S. Mohamed, J. N. Yasin, M.-H. Haghbayan, J. Heikkonen, and J. Plosila. DBA-Filter: A Dynamic Background Activity Noise Filtering Algorithm for Event Cameras. In Proc. of Computing Conference 2021, Springer, July 2021.
 140. S. Shahsavari, E. Immonen, M. Rabah, M.-H. Haghbayan, and J. Plosila. MCX - An Open-Source Framework for Digital Twins. In Proc. of the 35th International ECMS Conference on Modeling and Simulation (ECMS 2021), ECMS, June 2021.
 141. M. Dayoub, A. Nakiyemba, and J. Plosila. Applications of Internet of Things (IoT) in Agriculture - the Potential and Challenges in Smart Farm in Uganda. In Proc. of International Conference on Artificial Intelligence and Computer Vision (AICV2021), Springer, June 2021.
 142. M. Karami, M.-H. Haghbayan, M. Ebrahimi, A. Miele, H. Tenhunen, and J. Plosila. Hierarchical Fault Simulation of Deep Neural Networks on Multi-Core Systems. In Proc. of the 26th IEEE European Test Symposium (ETS 2021), IEEE, May 2021.
 143. J. N. Yasin, S. A. S. Mohamed, M.-H. Haghbayan, J. Heikkonen, H. Tenhunen, M. M. Yasin, and J. Plosila. Dynamic Formation Reshaping Based on Point Set Registration in a Swarm of Drones. In Proc. of Future of Information and Communication Conference (FICC 2021), Springer, April 2021.
 144. M. Karami, M.-H. Haghbayan, M. Ebrahimi, H. Nejatollahi, H. Tenhunen, and J. Plosila. High-Performance Parallel Fault Simulation for Multi-Core Systems. In Proc. of the 29th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP 2021), IEEE, March 2021.
 145. S. A. S. Mohamed, J. N. Yasin, M.-H. Haghbayan, J. Heikkonen, A. Miele, and J. Plosila. Dynamic Resource-aware Corner Detection for Bio-inspired Vision Sensors. In Proc of the 25th International Conference on Pattern Recognition (ICPR 2020), IEEE, January 2021.
 146. S. A. S. Mohamed, J. N. Yasin, M.-H. Haghbayan, J. Heikkonen, H. Tenhunen, and J. Plosila. Asynchronous Corner Tracking Algorithm based on Lifetime of Events for DAVIS Cameras. In Proc. of the 15th International Symposium on Visual Computing (ISVC 2020), Springer, October 2020.
 147. M. Ullah, S. R. U. Kakakhel, T. Westerlund, A. Wolff, D. Carrillo, J. Plosila, P. H. J. Nardelli. IoT Protocol Selection for Smart Grid Applications: Merging Qualitative and Quantitative Metrics, In Proc of the 43rd International Convention on Information, Communication and Electronic Technology , MIPRO Croatian ICT Society (MIPRO), IEEE, October 2020.
 148. J. N. Yasin, S. A. S. Mohamed, M.-H. Haghbayan, J. Heikkonen, H. Tenhunen, M. M. Yasin, and J. Plosila. Night Vision Obstacle Detection and Avoidance Based on Bio-Inspired Vision Sensors. In Proc. of IEEE Sensors 2020, IEEE, October 2020.
 149. A. Tahir, J. Böling, M.-H. Haghbayan and J. Plosila. Development of a Fault-Tolerant Control System for a Swarm of Drones. In Proc of the 62nd International Symposium ELMAR-2020, doi: 10.1109/ELMAR49956.2020.9219027, IEEE, September 2020.
 150. A. Kelati, H. Gaber, J. Plosila, H. Tenhunen. Implementation of K-nearest Neighbor on Field Programmable Gate Arrays for Appliance Classification. In Proc of the 8th IEEE International Conference on Smart Energy Grid Engineering (SEGE 2020), IEEE, August 2020.
 151. S. R. U. Kakakhel, A. Kondoro, T. Westerlund, I. Ben Dhaou, and J. Plosila. Enhancing Smart Grids via Advanced Metering Infrastructure and Fog Computing Fusion. In Proc. of the 6th IEEE World Forum on Internet of Things (WF-IoT 2020), IEEE, August 2020.
 152. A. Kelati, H. Maziku, J. Plosila, N. Mvungi, H. Tenhunen. Challenge Driven Education in using Emerging Technology to Narrow the Gap between the Ageing Population and the Health Caregivers. In Proc of the 12th International Conference on Education and New Learning Technologies (EDULEARN20), IATED, July 2020.
 153. J. Yasin, M.-H. Haghbayan, J. Heikkonen, H. Tenhunen, and J. Plosila. Navigation of Autonomous Swarm of Drones using Translational Coordinates. In Proc. of 18th International Conference on Practical Applications of Agents and Multi-Agent Systems (PAAMS 2020), Springer, June 2020.

154. A. Tahir, J. Böling, M.-H. Haghbayan, and J. Plosila. Navigation System for Landing of a Swarm of Autonomous Drones on a Movable Surface. In Proc. of the 34th International ECMS Conference on Modeling and Simulation (ECMS 2020), ECMS, June 2020.
155. S. A. S. Mohamed, M.-H. Haghbayan, J. Heikkonen, H. Tenhunen, and J. Plosila. Towards Real-Time Edge Detection for Event Cameras Based on Lifetime and Dynamic Slicing. The International Conference on Artificial Intelligence and Computer Vision (AICV 2020), Springer, April 2020.
156. M.-H. Haghbayan, A. Miele, Z. Zou, H. Tenhunen, and J. Plosila. Thermal-Cycling-aware Dynamic Reliability Management in Many-Core System-on-Chip. In Proc. of the IEEE/ACM Design, Automation, and Test in Europe (DATE 2020), IEEE, March 2020.
157. S. A. S. Mohamed, M.-H. Haghbayan, M. Rabah, J. Heikkonen, H. Tenhunen and J. Plosila. Towards Dynamic Monocular Visual Odometry Based on an Event Camera and IMU Sensor. In Proc. of the 3rd EAI International Conference on Intelligent Transport Systems (INTSYS 2019), Springer, December 2019.
158. S. A. S. Mohamed, M.-H. Haghbayan, J. Heikkonen, H. Tenhunen, J. Plosila. Monocular Visual Odometry Based on Hybrid Parameterization. In Proc. of the 12th International Conference on Machine Vision (ICMV 2019), SPIE, November 2019.
159. A. Kelati, J. Plosila, H. Tenhunen. Machine Learning for sEMG Facial Feature Characterization. In Proc of the 23rd IEEE International Conference on Signal Processing: Algorithms, Architectures, Arrangements, and Applications (SPA 2019), IEEE, September 2019.
160. J. Yasin, M.-H. Haghbayan, J. Heikkonen, H. Tenhunen, and J. Plosila. Formation/Collision Co-awareness in a Swarm of Drones. In Proc. of the 3th International Symposium on Computer Science and Intelligent Control (ISCSIC 2019), ACM, September 2019.
161. A. Kelati, J. Plosila, H. Tenhunen. Smart Meter Load Profiling for e-Health Monitoring System. In Proc of the 7th IEEE International Conference on Smart Energy Grid Engineering (SEGE 2019), IEEE, August 2019.
162. S. R. U. Kakakhel, T. Westerlund, M. Daneshtalab, Z. Zou, J. Plosila, and H. Tenhunen. A Qualitative Comparison Model for Application Layer IoT Protocols. In Proc. of the 4th International Conference on Fog and Mobile Edge Computing (FMEC 2019), doi: 10.1109/FMEC.2019.8795324, IEEE, June 2019.
163. M.-H. Haghbayan, F. Farahnakian, J. K. Poikonen, M. Laurinen, P. Nevalainen, J. Plosila, and Jukka Heikkonen. An Efficient Multi-sensor Fusion Approach for Object Detection in Maritime Environments. In Proc. Of the 21st IEEE International Conference on Intelligent Transportation Systems (ITSC 2018), IEEE, November 2018.
164. S. R. U. Kakakhel, L. Munkkala, T. Westerlund, and J. Plosila. Virtualization at the Network Edge: A Technology Perspective. In Proc. of the 3rd IEEE International Conference on Fog and Edge Mobile Computing (FMEC 2018), IEEE, April 2018.
165. A. Majd, M. Daneshtalab, J. Plosila, N. Khalizad, G. Sahebi, and E. Troubitsyna. NOMeS: Near-Optimal Metaheuristic Scheduling for MPSoCs. In Proc. of the 19th CSI International Symposium on Computer Architectures & Digital Systems (CADS 2017), IEEE, December 2017.
166. A. Tahir, J. Böling, J. H. T. Toivonen, and J. Plosila. Survey on Swarms of Unmanned Aerial Vehicles. To appear in Proc. of International Conference on Research and Practical Issues of Enterprise Information Systems (CONFENIS 2017), IFIP, October 2017, published by Springer LNCS in 2018.
167. G. Sahebi, A. Majd, M. Ebrahimi, J. Plosila, and H. Tenhunen. A Reliable Weighted Feature Selection for Auto Medical Diagnosis. In Proc. of the IEEE 15th International Conference on Industrial Informatics (INDIN 2017), IEEE, July 2017.
168. A. Majd, G. Sahebi, M. Daneshtalab, J. Plosila, and H. Tenhunen. Hierarchical Placement of Smart Mobile Access Points in Wireless Sensor Networks using Fog Computing. In Proc. of the 25th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP 2017), IEEE, February 2017.

169. F. Hosseinpour, J. Plosila, and H. Tenhunen. An Approach for Smart Management of Big Data in the Fog Computing Context. In Proc. of the 8th IEEE International Conference on Cloud Computing Technology and Science (CloudCom 2016), IEEE, December 2016.
170. A. Kelati, E. Nigussie, J. Plosila, and H. Tenhunen. Biosignal Feature Extraction Techniques for IoT Healthcare Platform: Survey. In Proc. of the Conference on Design and Architectures for Signal and Image Processing (DASIP 2016), IEEE, October 2016.
171. A. Majd, G. Sahebi, M. Daneshtalab, J. Plosila, and H. Tenhunen. Placement of Smart Mobile Access Points in Wireless Sensor Networks and Cyber-Physical Systems using Fog Computing. In Proc. of the 16th IEEE International Conference on Scalable Computing & Communications (ScalCom 2016), IEEE, July 2016.
172. G. Sahebi, A. Majd, M. Ebrahimi, J. Plosila, J. Karimpour and H. Tenhunen. SEEC: A Secure and Efficient Elliptic Curve Cryptosystem for E-health Applications. In Proc. of the 2016 International Conference on High Performance Computing & Simulation (HPCS 2016), IEEE, July 2016.
173. A. Majd, M. Abdollahi, G. Sahebi, D. Abdollahi, M. Daneshtalab, J. Plosila, and H. Tenhunen. Multi-Population Parallel Imperialist Competitive Algorithm for Solving Systems of Nonlinear Equations. To appear in Proc. of the 2016 International Conference on High Performance Computing & Simulation (HPCS 2016), IEEE, July 2016.
174. A. Majd, S. Lotfi, G. Sahebi, M. Daneshtalab and J. Plosila. PICA: Multi-Population Implementation of Parallel Imperialist Competitive Algorithms. In Proc. of the 24th Euromicro International Conferences on Parallel, Distributed and Network-Based Processing (PDP 2016), IEEE, February, 2016.
175. M. Fattah, A. Airola, R. Ausavarungnirun, N. Mirzaei, P. Liljeberg, J. Plosila, S. Mohammadi, T. Pahikkala, O. Mutlu, and H. Tenhunen. A Low-Overhead, Fully-Distributed, Guaranteed-Delivery Routing Algorithm for Faulty Network-on-Chips. In Proc. of the 9th ACM/IEEE International Symposium on Networks-on-Chip (NOCS 2015), ACM/IEEE, September 2015.
176. T. Xu, V. Leppänen, P. Liljeberg, J. Plosila, and H. Tenhunen. Trio: A Triple Class On-Chip Network Design for Efficient Multicore Processors. In Proc. of the IEEE 17th International Conference on High Performance Computing and Communications (HPCC 2015), IEEE 7th International Symposium on Cyberspace Safety and Security (CSS 2015), IEEE 12th International Conference on Embedded Software and Systems (ICCESS 2015), 951–956, IEEE, 2015.
177. F. Farahnakian, T. Pahikkala, P. Liljeberg, J. Plosila, and H. Tenhunen. Utilization Prediction Aware VM Consolidation Approach for Green Cloud Computing. In Proc. of the 8th IEEE International Conference on Cloud Computing (CLOUD 2015), IEEE, July 2015.
178. A.-M. Rahmani, M.-H. Haghbayan, A. Kanduri, P. Liljeberg, J. Plosila, A. Y. Weldezion, A. Jantsch, and H. Tenhunen. Dynamic Power Management for Many-Core Platforms in the Dark Silicon Era: A Multi-Objective Control Approach. In Proc of International Symposium on Low Power Electronics and Design (ISLPED 2015), IEEE/ACM, 2015.
179. S. Soroushnia, M. Daneshtalab, T. Pahikkala, and J. Plosila. Parallel Implementation of Fuzzified Pattern Matching Algorithm on GPU. In Proc. of the 23rd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP 2015), 341–344, IEEE, March 2015.
180. T. Nguyen, S.M.A.H. Jafri, M. Daneshtalab, A. Hemani, S. Dytkov, J. Plosila, and H. Tenhunen. FIST: A Framework to Interleave Spiking Neural Networks on CGRAs. In Proc. of the 23rd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP 2015), 751–758, IEEE, March 2015.
181. M.-H. Haghbayan, A.-M. Rahmani, M. Fattah, P. Liljeberg, J. Plosila, Z. Navabi, and H. Tenhunen. Power-Aware Online Testing of Manycore Systems in the Dark Silicon Era. In Proc. of Design Automation and Test in Europe Conference (DATE 2015), 435–440 , IEEE/ACM, March 2015.
182. M. A. Tajammul, S. M. A. H. Jafri, P. Ellervee, A. Hemani, H. Tenhunen, and Juha Plosila. DyMeP: An Infrastructure to Support Dynamic Memory Binding for Runtime Mapping in

- CGRAs. In Proc. of the 28th International Conference on VLSI Design (VLSID 2015), 547–552, IEEE, January 2015.
183. F. Farahnakian, P. Liljeberg, T. Pahikkala, J. Plosila, and H. Tenhunen. Hierarchical VM Management Architecture for Cloud Data Centers. In the Proc. of the 6th IEEE International Conference on Cloud Computing Technology and Science (CloudCom 2014), 306–311, IEEE, December 2014.
 184. L. Guang, J. Plosila, and H. Tenhunen. From Self-Aware Building Blocks to Self-Organizing Systems with Hierarchical Agent-based Adaptation. In Proc. of International Conference on Hardware/Software Codesign and System Synthesis (CODES/ISSS 2014), ACM, October 2014.
 185. M.-H. Haghbayan, A.-M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. Energy-Efficient Concurrent Testing Approach for Many-Core Systems in the Dark Silicon Age. In Proc. of International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT 2014), IEEE, October 2014.
 186. N. D. B. Phong, M. Daneshtalab, S. Dytckov, J. Plosila, and H. Tenhunen. Silicon Synapse Designs for VLSI Neuromorphic Platform. In Proc. of the 32nd NORCHIP Conference (NORCHIP 2015), IEEE, October 2014.
 187. M.-H. Haghbayan, A.-M. Rahmani, A. Y. Weldezion, P. Liljeberg, J. Plosila, A. Jantsch, and H. Tenhunen. Dark Silicon and Congestion Aware Power Management for Manycore Systems under Dynamic Workloads. In Proc. of the 32nd IEEE International Conference on Computer Design (ICCD 2014), IEEE, October 2014.
 188. S. M. A. H. Jafri, G. Serrano Leon, M. Daneshtalab, A. Hemani, K. Paul, J. Plosila, and H. Tenhunen. Transformation Based Parallelism for Low Power CGRAs. In Proc of the 24th International Conference on Field Programmable Logic and Applications (FPL 2014), 1–8, IEEE, September 2014.
 189. F. Farahnakian, T. Pahikkala, P. Liljeberg, J. Plosila, H. Tenhunen, Multi-Agent Based Architecture for Dynamic VM Consolidation in Cloud Data Centers. In the Proc. of the 40th Euromicro Conference on Software Engineering and Advanced Applications (SEAA 2014), 111 – 118, IEEE, August 2014.
 190. S. M. A. H. Jafri, A. Tajammul, P. Ellervee, A. Hemani, K. Paul, H. Tenhunen, and J. Plosila. Morphable Compression Architecture for Efficient Configuration in CGRAs. In Proc. of Euromicro Conference on Digital System Design (DSD 2014), IEEE, August 2014.
 191. H. Anwar, M. Daneshtalab, M. Ebrahimi, J. Plosila, H. Tenhunen, S. Dytckov, and G. Beltrame, Parameterized AES-Based Crypto Processor for FPGAs. In Proc. of the 17th Euromicro Conference on Digital System Design (DSD 2014), 465–472, IEEE, August 2014.
 192. S. Dytckov, M. Daneshtalab, M. Ebrahimi, H. Anwar, J. Plosila, and H. Tenhunen, Efficient STDP Micro-Architecture for Silicon Spiking Neural Networks. In Proc. of the 17th Euromicro Conference on Digital System Design (DSD 2014), 496–503, IEEE, August 2014.
 193. S. M. A. H. Jafri, G. Serrano, J. Iqbal, M. Daneshtalab, A. Hemani, K. Paul, J. Plosila, and H. Tenhunen: RuRot: Run-time Rotatable-expandable Partitions for Efficient Mapping in CGRAs. In Proc. of International Conference on Embedded Computer Systems: Architecture, Modeling and Simulations (SAMOS XIV), IEEE, July 2014.
 194. F. Farahnakian, A. Ashraf, P. Liljeberg, T. Pahikkala, J. Plosila, I. Porres, and H. Tenhunen, Energy-Aware Dynamic VM Consolidation in Cloud Data Centers Using Ant Colony System. In Proc. of the 7th IEEE International Conference on Cloud Computing (CLOUD 2014), 104–111, IEEE, July 2014.
 195. F. Farahnakian, T. Pahikkala, J. Plosila, and H. Tenhunen. Hierarchical Agent-Based Architecture for Resource Management in Cloud Data Centers. In Proc. of the 7th IEEE International Conference on Cloud Computing (CLOUD 2014), 928 – 929, IEEE, July 2014.
 196. S. Dytckov, S. S. Purohit, M. Daneshtalab, J. Plosila, and H. Tenhunen, Exploring NoC Jitter Effect on Simulation of Spiking Neural Networks. In the Proc. of the 2014 International Conference on High Performance Computing & Simulation (HPCS 2014), 693–696, IEEE, July 2014.
 197. S. M. A. H. Jafri, T. Nguyen, S. Dytckov, M. Daneshtalab, A. Hemani, J. Plosila, and H. Tenhunen. NeuroCGRA: A CGRA with Support for neural networks. In Proc. of the 2014

- International Conference on High Performance Computing & Simulation (HPCS 2014), 506–511, IEEE, July 2014.
198. M. Fattah, M. Palesi, P. Liljeberg, J. Plosila, and H. Tenhunen. SHiFA: System-Level Hierarchy in Run-Time Fault-Aware Management of Many-Core Systems. In Proc. of Design Automation Conference (DAC 2014), IEEE/ACM, June 2014. (*HiPEAC Best Paper Award*)
 199. L. Guang, E. Nigussie, J. Plosila, and H. Tenhunen. Positioning Antifragility for Clouds on Public Infrastructures. The 5th International Conference on Ambient Systems, Networks and Technologies (ANT-2014) & The 4th International Conference on Sustainable Energy Information Technology (SEIT-2014). Procedia Computer Science, 32: 856-861, doi: 10.1016/j.procs.2014.05.502, Elsevier, June 2014.
 200. S. M. A. H. Jafri, A. Tajammul, M. Daneshtalab, A. Hemani, K. Paul, P. Ellervee, J. Plosila, and H. Tenhunen. Customizable Compression Architecture for Efficient Configuration in CGRAs. In Proc. of IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM 2014), IEEE, May 2014.
 201. M.-H. Haghbayan, A.-M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. Online Testing of Many-Core Systems in the Dark Silicon Era. In Proc. of the 17th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2014), IEEE, April 2014.
 202. F. Farahnakian, P. Liljeberg, and J. Plosila. Energy-Efficient Virtual Machines Consolidation in Cloud Data Centers Using Reinforcement Learning. In Proc. of the 22nd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP 2014), 500–507, IEEE, February 2014. (*Best Paper Award*).
 203. M. Fattah, A.-M. Rahmani, T. C. Xu, A. Kanduri, P. Liljeberg, J. Plosila, and H. Tenhunen. Mixed-Criticality Run-Time Task Mapping for NoC-Based Many-Core Systems. In Proc of the 22nd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP 2014), 458–465, IEEE, February 2014.
 204. H. Anwar, M. Daneshtalab, M. Ebrahimi, M. Ramirez, J. Plosila, and H. Tenhunen. Integration of AES on Heterogeneous Many-Core System. In Proc of the 22nd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP 2014), IEEE, February 2014.
 205. I. Tcareenko, M. Fattah, P. Liljeberg, J. Plosila, and H. Tenhunen. Multi-Rectangle Modeling Approach for Application Mapping on a Many-Core System. In Proc of the 22nd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP 2014), IEEE, February 2014.
 206. M. Fattah, P. Liljeberg, J. Plosila, and H. Tenhunen. Adjustable Contiguity of Run-Time Task Allocation in Networked Many-Core Systems. In Proc. of the 19th Asia and South Pacific Design Automation Conference (ASP-DAC 2014), IEEE/ACM, January 2014.
 207. H. Kumar, M. D. Upadhyay, R. K. Kanth, P. Liljeberg, J. Plosila, and H. Tenhunen. Band Reconfigurable Antenna for Multiband Applications. In Proc. of International Conference on Innovative Trends in Electrical, Power Control, Electronics and Communication Engineering, 281–285, Jawaharlal Nehru University, January 2014.
 208. H. Anwar, M. Daneshtalab, M. Ebrahimi, J. Plosila, and H. Tenhunen. FPGA Implementation of AES-based Crypto Processor. In Proc. of 20th IEEE International Conference on Electronics, Circuits, and Systems (ICECS), pp. 369-372, IEEE, December 2013.
 209. A. Kanduri, A.-M. Rahmani, P. Liljeberg, K. Wan, K. Lok Man, and J. Plosila. A Multicore Approach to Model-Based Analysis and Design of Cyber-Physical Systems. In Proc. of IEEE International SoC Design Conference (ISOCC 2013), 278–281, IEEE, November 2013.
 210. M. Ebrahimi, X. Chang, M. Daneshtalab and J. Plosila. In-Order Delivery Approach for 3D NoCs. In Proc. of the 17th CSI International Symposium on Computer Architecture & Digital Systems (CADS 2013), IEEE, October 2013.
 211. S. M. A. H. Jafri, S. Piestrak, K. Paul, A. Hemani, J. Plosila, and H. Tenhunen. Implementation and Evaluation of Configuration Scrubbing on CGRAS: A Case Study. In Proc. of International Symposium on System on Chip (SOC 2013), IEEE, October 2013.

212. F. Farahnakian, P. Liljeberg, and J. Plosila. LiRCUP: Linear Regression Based CPU Usage Prediction Algorithm for Live Migration of Virtual Machines in Data Centers. In Proc. of the 16th Euromicro Conference on Digital System Design (DSD 2013), IEEE, September 2013.
213. S. Ostroumov, L. Tsiopoulos, J. Plosila, and K. Sere. Generation of Structural VHDL Code with Library Components from Formal Event-B Models. In Proc. of the 16th Euromicro Conference on Digital System Design (DSD 2013), IEEE, September 2013.
214. S. M. A. H. Jafri, S. Piestrak, K. Paul, A. Hemani, J. Plosila, and H. Tenhunen. Energy-Aware Fault-Tolerant CGRAs Addressing Application with Different Reliability Needs. In Proc. of the 16th Euromicro Conference on Digital System Design (DSD 2013), IEEE, September 2013.
215. M. Ramirez, M. Daneshtalab, P. Liljeberg and J. Plosila. Towards a Configurable Many-Core Accelerator for FPGA-Based Embedded Systems. In Proc. of the 8th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC 2013), IEEE, July 2013.
216. S. M. A. H. Jafri, M. A. Tajammul, A. Hemani, J. Plosila, and H. Tenhunen: Energy Aware Task Parallelism for Efficient Dynamic Voltage and Frequency Scaling in CGRAs. In Proc. of the 13th International Conference on Embedded Computer Systems: Architecture, Modeling and Simulations (SAMOS XIII), IEEE, July 2013.
217. T. C. Xu, P. Liljeberg, J. Plosila, and H. Tenhunen. Evaluate and Optimize Parallel Barnes-Hut Algorithm for Emerging Many-Core Architectures. In Proc. of the 2013 International Conference on High Performance Computing & Simulation (HPCS 2013), IEEE, July 2013.
218. G. Georgakarakos, M. Daneshtalab, and J. Plosila. Efficient Application Mapping in Resource Limited Homogeneous NoC-Based Manycore Systems. In Proc. of the 2013 International Conference on High Performance Computing & Simulation (HPCS 2013), IEEE, July 2013.
219. T. C. Xu, P. Liljeberg, J. Plosila, and H. Tenhunen. MMSoC: A Multi-Layer Multi-Core Storage-on-Chip Design for Systems with High Integration. In Proc. of the 14th International Conference on Computer Systems and Technologies (CompSysTech 2013), ACM, June 2013.
220. T. C. Xu, P. Liljeberg, J. Plosila, and H. Tenhunen. Optimized Multicore Architectures for Data Parallel Fast Fourier Transform. In Proc. of the 14th International Conference on Computer Systems and Technologies (CompSysTech 2013), ACM, June 2013.
221. M. Fattah, M. Daneshtalab, P. Liljeberg, and J. Plosila. Smart Hill Climbing for Agile Dynamic Mapping in Many-Core Systems. In Proc. of the 50th ACM/IEEE Design Automation Conference (DAC 2013), 39-44, IEEE/ACM, June 2013.
222. T. Westerlund, P. Liljeberg, J. Plosila, and H. Tenhunen. From Traditional VLSI Education to Embedded Electronics. In Proc. of IEEE International Conference on Microelectronic Systems Education (MSE 2013), 32-35, IEEE, June 2013.
223. M. A. Tajammul, S. M. A. H. Jafri, A. Hemani, J. Plosila, and H. Tenhunen. Private Configuration Environments (PCE) for Efficient Reconfiguration in CRGAs. In Proc. of the 24th International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2013), June 2013.
224. S. R. Moosavi, A.-M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. An Efficient Implementation of Hamiltonian Path Based Multicast Routing for 3D Interconnection Networks. In Proc. of 21st IEEE Iranian Conference on Electrical Engineering (ICEE 2013), IEEE, May, 2013.
225. M. Ebrahimi, M. Daneshtalab, J. Plosila, and H. Tenhunen. Minimal-Path Fault-Tolerant Approach Using Connection-Retaining Structure in Networks-on-Chip. In Proc. of the 7th ACM/IEEE International Symposium on Networks-on-Chip (NOCS 2013), IEEE, April 2013.
226. M. Valinataj, P. Liljeberg, and J. Plosila. Enhanced Fault-Tolerant Network-on-Chip Architecture Using Hierarchical Agents. In Proc. of the 16th Symposium on Design & Diagnostics of Electronic Circuits & Systems (DDECS 2013), IEEE, April 2013.
227. M. Ebrahimi, M. Daneshtalab, and J. Plosila. Fault-Tolerant Routing Algorithm for 3D NoC Using Hamiltonian Path Strategy. In Proc. of the 16th ACM/IEEE Design, Automation, and Test in Europe (DATE 2013), 1601-1604, IEEE/ACM, March 2013.
228. M. Daneshtalab, M. Ebrahimi, J. Plosila, and H. Tenhunen. CARS: Congestion-Aware Request Scheduler for Network Interfaces in NoC-Based Manycore Systems. In Proc. of the

- 16th ACM/IEEE Design, Automation, and Test in Europe (DATE 2013), 1048-1051, IEEE/ACM, March 2013.
229. S. M. A. H. Jafri, O. Ozbak, A. Hemani, N. Farahini, K. Paul, J. Plosila, and H. Tenhunen. Energy-Aware CGRAs Using Dynamically Reconfigurable Isolation Cells. In Proc. of International Symposium for Quality and Design (ISQED 2013), IEEE, March 2013.
230. M. Ebrahimi, M. Daneshtalab, and J. Plosila. High-Performance Fault-Tolerant Routing Algorithm for NoC-Based Many-Core Systems. In Proc. of the 21st Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP 2013), 462-469, IEEE, February 2013.
231. S. R. Moosavi, A.-M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. Enhancing Performance of 3D Interconnection Networks Using Efficient Multicast Communication Protocol. In Proc. of the 21st Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP 2013), 294-300, IEEE, February 2013.
232. M. Ebrahimi, X. Chang, M. Daneshtalab, J. Plosila, P. Liljeberg, and H. Tenhunen. DyXYZ: Fully Adaptive Routing Algorithm for 3D NoCs. In Proc. of the 21st Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP 2013), 499-503, IEEE, February 2013.
233. L. Guang, S. M. A. H. Jafri, B. Yang, J. Plosila, and H. Tenhunen: Hierarchical Supporting Structure for Dynamic Organization in Many-Core Computing Systems. In Proc. of Pervasive and Embedded Computing and Communication Systems (PECCS 2013), INSTICC (SCITEPRESS), February 2013.
234. M. Ebrahimi, M. Daneshtalab, J. Plosila, and F. Mehdipour. MD: Minimal Path-Based Fault-Tolerant Routing in On-Chip Networks. In Proc. of the 18th Asia and South Pacific Design Automation Conference (ASP-DAC), 35-40, IEEE, January 2013.
235. T. C. Xu, P. Liljeberg, J. Plosila, and H. Tenhunen. A High-Efficiency Low-Cost Heterogeneous 3D Network-on-Chip Design. In Proc. of the 5th International Workshop on Network on Chip Architectures (NoCArc), 37-42, IEEE/ACM, December 2012.
236. A.-M. Rahmani, P. Liljeberg, J. Plosila, K. L. Man, Y. Kim, and H. Tenhunen. Partial-LastZ: An Optimized Hybridization Technique for 3D NoC Architecture Enabling Adaptive Inter-Layer Communication. In Proc. of International SoC Design Conference (ISOC 2012), 281-284, IEEE, November 2012.
237. S. R. Moosavi, C.-Y. Chang, A.-M. Rahmani, J. Plosila, K. L. Man, T. T. Jeong, and E. G. Lim. An Efficient History-Based Routing Algorithm for Interconnection Networks. In Proc. of International SoC Design Conference (ISOC 2012), 277-280, IEEE, November 2012.
238. L. Guang, E. Nigussie, J. Plosila, J. Isoaho and H. Tenhunen. Coarse and Fine-Grained Monitoring and Reconfiguration for Energy-Efficient NoCs. In Proc. of International Symposium on System-on-Chip (SoC 2012), October, 2012.
239. M. Fattah, M. Ramirez, M. Daneshtalab, P. Liljeberg, and J. Plosila. CoNA: Dynamic Application Mapping for Congestion Reduction in Many-Core Systems. In Proc. of the 30th IEEE International Conference on Computer Design (ICCD 2012), 364-370, IEEE, October 2012.
240. L. Guang, E. Nigussie, J. Plosila, and H. Tenhunen, Vertical and Horizontal Integration Towards Collective Adaptive System - a Visionary Approach. In Proc. of the 14th International ACM Conference on Ubiquitous Computing (UbiComp'12), 762-765, ACM, September 2012.
241. W. Dargie, J. Plosila, V. De Florio. Existing Challenges and New Opportunities in Context-Aware Systems. In Proc. of the 14th International ACM Conference on Ubiquitous Computing (UbiComp'12), 749-751, ACM, September 2012.
242. S. M. A. H. Jafri, L. Guang, A. Hemani, J. Plosila, K. Paul, and H. Tenhunen. Energy-Aware Fault-Tolerant Network-on-Chips for Addressing Multiple Traffic Classes. In Proc. of the 15th Euromicro Conference on Digital System Design: Architectures, Methods and Tools (DSD 2012), IEEE, September 2012.
243. M. Ebrahimi, M. Daneshtalab, and J. Plosila. MAFA: Adaptive Fault-Tolerant Routing Algorithm for Networks-on-Chip. In Proc. of the 15th Euromicro Conference on Digital System Design: Architectures, Methods and Tools (DSD 2012), IEEE, September 2012.

244. A.-M. Rahmani, K. R. Vaddina, P. Liljeberg, J. Plosila, and H. Tenhunen. Power and Thermal Analysis of Stacked Mesh 3D NoC Using AdaptiveXYZ Routing Algorithm. In Proc. of the 15th Euromicro Conference on Digital System Design: Architectures, Methods and Tools (DSD 2012), IEEE, September 2012.
245. F. Farahnakian, M. Ebrahimi, M. Daneshtalab, P. Liljeberg, and J. Plosila. Adaptive Reinforcement Learning Method for Networks-on-Chip. In Proc. of the 12th International Conference on Embedded Computer Systems Architectures, Modeling, and Simulation (SAMOS XII), IEEE, July 2012.
246. B. Yang, L. Guang, T. Säntti, and J. Plosila. tk-SA: Accelerated Simulated Annealing Algorithm for Application Mapping on Networks-on-Chip. In Proc. of Genetic and Evolutionary Computation Conference (GECCO-2012), ACM, July 2012.
247. M. Fattah, M. Daneshtalab, P. Liljeberg, and J. Plosila. Transport Layer Aware Design of Network Interface in Many-Core Systems. In Proc. of the International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC 2012), IEEE, July 2012.
248. M. Daneshtalab, M. Ebrahimi, and J. Plosila. GLB - Efficient Global Load Balancing Method for Moderating Congestion in On-Chip Networks. In Proc. of the International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC 2012), IEEE, July 2012.
249. T. C. Xu, T. Pahikkala, A. Airola, P. Liljeberg, J. Plosila, T. Salakoski, and H. Tenhunen. Implementation and Analysis of Block Dense Matrix Decomposition on Network-on-Chips. In Proc. of the 14th IEEE International Conference on High Performance Computing and Communications (HPCC-2012), IEEE, June 2012.
250. M. Valinataj, P. Liljeberg, and J. Plosila. Reliable On-Chip Network Design Using an Agent-based Management Method. In Proc. of the 19th International Conference on Mixed Design of Integrated Circuits & Systems (MIXDES 2012), IEEE, May 2012.
251. X. Chang, M. Ebrahimi, M. Daneshtalab, T. Westerlund, and J. Plosila. PARS – An Efficient Congestion-Aware Routing Method for Networks-on-Chip. In Proc. 16th IEEE International Symposium on Computer Architecture and Digital Systems (CADS 2012), IEEE, May 2012.
252. T. C. Xu, P. Liljeberg, J. Plosila and H. Tenhunen. Exploration of Heuristic Scheduling Algorithms for 3D Multicore Processors. In Proc. of the 5th Workshop on Mapping of Applications to MPSoCs and 15th International Workshop on Software and Compilers for Embedded Systems (Map2MPSoC/SCOPES 2012), ACM, May 2012.
253. A.-M. Rahmani, K. Rao Vaddina, K. Latif, P. Liljeberg, J. Plosila, and H. Tenhunen. Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures. In Proc. of IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2012), IEEE, May 2012.
254. M. Ebrahimi, M. Daneshtalab, F. Farahnakian, J. Plosila, P. Liljeberg, M. Palesi, and H. Tenhunen. HARAQ: Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks. In Proc. of IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2012), IEEE, May 2012.
255. L. Guang, E. Nigussie, J. Plosila, J. Isoaho, and H. Tenhunen. HLS-DoNoC: High-Level Simulator for Dynamically Organizational NoCs. In Proc. of IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2012), IEEE, April 2012.
256. M. Ebrahimi, M. Daneshtalab, P. Liljeberg, J. Plosila, and H. Tenhunen. CATRA: Congestion Aware Trapezoid-Based Routing Algorithm for On-Chip Networks. In Proc. of Design, Automation and Test Europe Conference (DATE 2012), IEEE, March 2012.
257. A.-M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. An Efficient Hybridization Scheme for Stacked Mesh 3D NoC Architecture. In Proc. of the 20th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP 2012), IEEE, February 2012.
258. M. Ebrahimi, M. Daneshtalab, P. Liljeberg, J. Plosila, and H. Tenhunen. LEAR – A Low-weight and Highly Adaptive Routing Method for Distributing Congestions in On-Chip

- Networks. In Proc. of the 20th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP 2012), IEEE, February 2012.
259. A-M. Rahmani, K. Latif, K. Rao Vaddina, P. Liljeberg, J. Plosila, and H. Tenhunen. ARB-NET: A Novel Adaptive Monitoring Platform for Stacked Mesh 3D NoC Architectures. In Proc. of the 17th ACM/IEEE Asia and South Pacific Design Automation Conference (ASP-DAC 2012), IEEE, January 2012.
 260. M. Daneshtalab, M. Ebrahimi, P. Liljeberg, J. Plosila, and H. Tenhunen. Memory-Efficient Logic Layer Communication Platform for 3D-Stacked Memory-on-Processor Architectures. In Proc. of IEEE International 3D System Integration Conference (3DIC 2011), IEEE, February 2012.
 261. M. Daneshtalab, M. Ebrahimi, and J. Plosila. HIBS – Novel Inter-layer Bus Structure for Stacked Architectures. In Proc. of IEEE International 3D System Integration Conference (3DIC 2011), IEEE, February 2012.
 262. K. Rao Vaddina, A-M. Rahmani, K. Latif, P. Liljeberg, and J. Plosila. Thermal Modeling and Analysis of Advanced 3D Stacked Structures. In Proc. of the International Conference on Communication Technology and System Design (ICCTSD 2011), Elsevier, December 2011.
 263. F. Farahnakian, M. Ebrahimi, M. Daneshtalab, P. Liljeberg, and J. Plosila. Q-Learning Based Congestion-Aware Routing Algorithm for On-Chip Network. In Proc. of the 2nd IEEE International Conference on Networked Embedded Systems for Enterprise Applications (NESEA 2011), IEEE, December 2011.
 264. S. M. A. H. Jafri, A. Hemani, K. Paul, J. Plosila, and H. Tenhunen. Compact Generic Intermediate Representation (CGIR) to Enable Late Binding in Coarse Grained Reconfigurable Architectures. In Proc. of the 2011 International Conference on Field-Programmable Technology (FPT 2011), IEEE, December 2011.
 265. M. Valinataj, P. Liljeberg, and J. Plosila. A Fault-Tolerant and Hierarchical Routing Algorithm for NoC Architectures. In Proc. of the 29th IEEE Norchip Conference (NORCHIP 2011), IEEE, November 2011.
 266. M. Ebrahimi, M. Daneshtalab, P. Liljeberg, J. Plosila, and H. Tenhunen. Agent-Based On-Chip Network Using Efficient Selection Method. In Proc. of the 19th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI SoC 2011), IEEE, October 2011.
 267. M. Ebrahimi, M. Daneshtalab, P. Liljeberg, and J. Plosila. Adaptive Routing Scheme for Networks-on-Chip Using Minimal and Non-Minimal Paths. In Proc. of the 19th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI SoC 2011), IEEE, October 2011.
 268. A-M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. LastZ: An Ultra Optimized 3D Network-on-Chip Architecture. In Proc. of the 14th Euromicro Conference on Digital System Design: Architectures, Methods and Tools (DSD 2011), IEEE, September 2011.
 269. K. Rao Vaddina, A-M. Rahmani, K. Latif, P. Liljeberg, and J. Plosila. Thermal Analysis of Job Allocation and Scheduling Schemes for 3D Stacked NoCs. In Proc. of the 14th Euromicro Conference on Digital System Design: Architectures, Methods and Tools (DSD 2011), IEEE, September 2011.
 270. A-M. Rahmani, K. Latif, K. Rao Vaddina, P. Liljeberg, J. Plosila and H. Tenhunen. Power-Efficient Inter-Layer Communication Architectures for 3D NoC. In Proc. of the IEEE Annual Symposium on VLSI (ISVLSI 2011), IEEE, July 2011.
 271. K. Rao Vaddina, A-M. Rahmani, K. Latif, P. Liljeberg, and J. Plosila. Thermal Modeling and Analysis of Advanced 3D Stacked Systems in a Flip-Chip Package. In Proc. of the IEEE Annual Symposium on VLSI (ISVLSI 2011), IEEE, July 2011.
 272. M. Dehyadegari, M. Daneshtalab, M. Ebrahimi, J. Plosila, and S. Mohammadi. An Adaptive Fuzzy Logic-Based Routing Algorithm for Networks-on-Chip. In Proc. of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2011), IEEE, June 2011.
 273. M. Ebrahimi, M. Daneshtalab, and J. Plosila. Efficient Congestion-Aware Selection Method for On-Chip Networks. In Proc. of the International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC 2011), IEEE, June 2011.

274. M. Fattah, M. Daneshtalab, P. Liljeberg, and J. Plosila. Exploration of MPSoC Monitoring and Management Systems. In Proc. of the International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC 2011), IEEE, June 2011.
275. M. Daneshtalab, M. Ebrahimi, P. Liljeberg, J. Plosila, and H. Tenhunen. Memory-Efficient Logic Layer Communication Platform for 3D-Stacked Memory-on-Processor Architectures. In Proc. of the International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC 2011), IEEE, June 2011.
276. A-M. Rahmani, K. Latif, K. Rao Vaddina, P. Liljeberg, J. Plosila, and H. Tenhunen. Congestion Aware, Fault Tolerant, and Thermally Efficient Inter-Layer Communication Scheme for Hybrid NoC-Bus 3D Architectures. In Proc. of IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2011), IEEE, May 2011.
277. M. Ebrahimi, M. Daneshtalab, P. Liljeberg, J. Plosila, and H. Tenhunen. Exploring Partitioning Methods for 3D Networks-on-Chip Utilizing Adaptive Routing Model. In Proc. of IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2011), IEEE, May 2011.
278. M. Daneshtalab, M. Ebrahimi, P. Liljeberg, J. Plosila, and H. Tenhunen. Exploring Cluster-Based Topologies for 3D Stacked Architectures. In Proc. of the Computing Frontiers Conference (CF 2011), ACM, May 2011.
279. S. M. A. H. Jafri, A. Hemani, K. Paul, J. Plosila, and H. Tenhunen. Compression Based Efficient and Agile Configuration Mechanism for Coarse Grained Reconfigurable Architectures. In Proc. of the IEEE 26th Annual International Parallel & Distributed Processing Symposium (IPDPS 2011), pp. 290-293, IEEE, May 2011.
280. L. Guang, B. Yang, J. Plosila, J. Isoaho, and H. Tenhunen. Hierarchical Agent Monitoring Design Platform towards Self-Aware and Adaptive Embedded Systems. In Proc. of the International Conference on Pervasive and Embedded Computing and Communication Systems (PECCS 2011), INSTICC, March 2011.
281. V. Rantala, T. Lehtonen, P. Liljeberg, and J. Plosila. Analysis of Status Data Update in Dynamically Clustered Network-on-Chip Monitoring. In Proc. of the International Conference on Pervasive and Embedded Computing and Communication Systems (PECCS 2011), INSTICC, March 2011.
282. A-M. Rahmani, K. Latif, P. Liljeberg, J. Plosila, and H. Tenhunen. A Stacked Mesh 3D NoC Architecture Enabling Congestion-Aware and Reliable Inter-Layer Communication. In Proc. of the 19th Euromicro International Conference on Parallel, Distributed and Network-Based Computing (PDP 2011), IEEE, February 2011.
283. A-M. Rahmani, K. Latif, P. Liljeberg, J. Plosila, and H. Tenhunen. Power-Aware Architecture for 3D Networks-on-Chip. In Proc. of the 19th Euromicro International Conference on Parallel, Distributed and Network-Based Computing (PDP 2011), IEEE, February 2011.
284. B. Yang, L. Guang, T. C. Xu, A. W. Yin, T. Säntti, and J. Plosila. Multi-Application Multi-Step Mapping Method for Many-Core Network-on-Chips. In Proc. of the 28th IEEE Norchip Conference (NORCHIP 2010), IEEE, November 2010.
285. A-M. Rahmani, K. Latif, P. Liljeberg, J. Plosila, and H. Tenhunen. Research and Practices on 3D Networks-on-Chip Architectures. In Proc. of the 28th IEEE Norchip Conference (NORCHIP 2010), IEEE, November 2010.
286. L. Guang, B. Yang, J. Plosila, K. Latif, and H. Tenhunen. Hierarchical Power Monitoring on NoC – A Case Study for Hierarchical Agent Monitoring Design Approach. In Proc. of the 28th IEEE Norchip Conference (NORCHIP 2010), IEEE, November 2010.
287. A-M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. An Efficient VFI-Based NoC Architecture Using Johnson-Encoded Reconfigurable FIFOs. In Proc. of the 28th IEEE Norchip Conference (NORCHIP 2010), IEEE, November 2010.
288. T. Säntti, J. Tyystjärvi, and J. Plosila. An Improved Hardware Acceleration Scheme for Java Method Calls. In Proc. of the 28th IEEE Norchip Conference (NORCHIP 2010), IEEE, November 2010.

289. B. Yang, L. Guang, T. C. Xu, T. Sääntti, and J. Plosila. Multi-Application Mapping Algorithm for Network-on-Chip Platforms. In Proc. of the 26th IEEE Convention of Electrical and Electronics Engineers in Israel (IEEEI), IEEE, November 2010.
290. M. Daneshtalab, M. Ebrahimi, P. Liljeberg, J. Plosila, and H. Tenhunen. CMIT – A Novel Cluster-Based Topology for 3D Stacked Architectures. In Proc. of the 2nd IEEE International 3D Systems Integration Conference (3DIC 2010), IEEE, November 2010.
291. J. Tyystjärvi, T. Sääntti, and J. Plosila. Efficient Bytecode Optimizations for a Multicore Java Co-Processor System. In Proc. of the 12th Biennial Baltic Electronics Conference (BEC 2010), IEEE, October 2010.
292. K. Rao Vaddina, T. Mitra, P. Liljeberg, and J. Plosila. Thermal Modelling of 3D Multicore Systems in a Flip-Chip Package. In Proc. of the 23rd IEEE International SoC Conference (SOCC 2010), IEEE, September 2010.
293. J. Tyystjärvi, T. Sääntti, and J. Plosila. Heap Access Optimizations for a Hardware-Accelerated Java Virtual Machine. In Proc. of IEEE International Symposium on System-on-Chip (SOC 2010), IEEE, September 2010.
294. M. Daneshtalab, M. Ebrahimi, P. Liljeberg, J. Plosila, and H. Tenhunen. Pipeline-Based Interlayer Bus Structure for 3D Network-on-Chips. In Proc. of the 15th IEEE International Symposium on Computer Architecture & Digital Systems (CADS 2010), IEEE, September 2010.
295. A-M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. Exploring a Low-Cost Inter-Layer Communication Scheme for 3D Networks-on-Chip. In Proc. of the 15th IEEE International Symposium on Computer Architecture & Digital Systems (CADS 2010), IEEE, September 2010.
296. M. Daneshtalab, M. Ebrahimi, P. Liljeberg, J. Plosila, and H. Tenhunen. High-Performance TSV Architecture for 3-D ICs. In Proc. of the 9th IEEE International Symposium on VLSI (ISVLSI 2010), IEEE, July 2010.
297. M. Daneshtalab, M. Ebrahimi, P. Liljeberg, J. Plosila, and H. Tenhunen. Input-Output Selection Based Router for Networks-on-Chip. In Proc. of the 9th IEEE International Symposium on VLSI (ISVLSI 2010), IEEE, July 2010.
298. A-M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. BBVC-3D-NOC: An Efficient 3D NoC Architecture Using Bidirectional Bisynchronous Vertical Channels. In Proc. of the 9th IEEE International Symposium on VLSI (ISVLSI 2010), IEEE, July 2010.
299. M. Daneshtalab, M. Ebrahimi, P. Liljeberg, J. Plosila, and H. Tenhunen. A Low-Latency and Memory-Efficient On-Chip Network. In Proc. of the 4th IEEE International Symposium on Network-on-Chip (NOCS 2010), pp. 99-106, IEEE, May 2010.
300. A-M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. Power and Performance Optimization of Voltage/Frequency Island-Based Networks-on-Chip Using Reconfigurable Synchronous/Bisynchronous FIFOs. In Proc. of the ACM International Conference on Computing Frontiers (CF 2010), ACM, May 2010.
301. E. Nigussie, J. Plosila and J. Isoaho. Monitoring and Reconfiguration Techniques for Power Supply Variation Tolerant On-Chip Links. In Proc. of IEEE International Symposium on Circuits and Systems (ISCAS 2010), IEEE, May 2010.
302. B. Yang, T. C. Xu, T. Sääntti, and J. Plosila. Tree-Model Based Mapping for Energy-Efficient and Low-Latency Network-on-Chip. In Proc. of the 13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2010), IEEE, April 2010.
303. A-M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. Developing Reconfigurable FIFOs to Optimize Power/Performance of Voltage/Frequency Island-Based Networks-on-Chip. In Proc. of the 13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2010), IEEE, April 2010.
304. M. Valinataj, S. Mohammadi, J. Plosila, and P. Liljeberg. A Fault-Tolerant and Congestion-Aware Routing Algorithm for Networks-on-Chip. In Proc. of the 13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2010), IEEE, April 2010.

305. E. Nigussie, J. Plosila and J. Isoaho. Process Variation Tolerant On-Chip Communication Using Receiver and Driver Reconfiguration. In Proc. of the 11th International Symposium on Quality Electronic Design (ISQED 2010), IEEE, March 2010.
306. M. Ebrahimi, M. Daneshtalab, P. Liljeberg, J. Plosila, and H. Tenhunen. High-Performance Network Interface Architecture for NoCs Using Reorder Buffer Sharing. In Proc. of the 18th Euromicro Conference on Parallel, Distributed and Network-Based Computing (PDP 2010), IEEE, February 2010.
307. J. Tyystjärvi, T. Säntti, and J. Plosila. Efficient Execution of Switch Instructions on a Multicore Java Co-Processor System. In Proc. of International Conference for Technical Postgraduates (TECHPOS 2009), pp. 1-5, IEEE, December 2009.
308. K. Somasundaram and J. Plosila. Multi-Dimensional Routing Algorithms for Congestion Minimization in Network-on-Chip. In Proc. of the 27th IEEE Norchip Conference (NORCHIP 2009), IEEE, November 2009.
309. K. Rao Vaddina, P. Liljeberg, and J. Plosila. Thermal Analysis of On-Chip Interconnects in Multicore Systems. In Proc. of the 27th IEEE Norchip Conference (NORCHIP 2009), IEEE, November 2009.
310. M. Valinataj, S. Mohammadi, S. Safari, and J. Plosila. A Link Failure Aware Routing Algorithm for Networks-on-Chip in Nano Technologies. In Proc. of the 9th International Conference on Nanotechnology (IEEE NANO 2009), pp. 841-844, IEEE, July 2009.
311. T. Lehtonen, P. Liljeberg and J. Plosila. Fault Tolerance Analysis of Distributed Algorithms for Mesh Networks-on-Chip. In Proc. of the 9th International Symposium on Signals, Circuits and Systems (ISSCS 2009), IEEE, July 2009.
312. V. Rantala, T. Lehtonen, P. Liljeberg, and J. Plosila. Multi Network Interface Architectures for Fault Tolerant Network-on-Chip. In Proc. of the 9th International Symposium on Signals, Circuits and Systems (ISSCS 2009), IEEE, July 2009.
313. K. Rao Vaddina, E. Nigussie, P. Liljeberg, and J. Plosila. Self-Timed Thermal Monitoring of Multicore Systems. In Proc. of the 12th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2009), pp. 246-251, IEEE, April 2009.
314. M. Ebrahimi, M. Daneshtalab, M. H. Neishaburi, S. Mohammadi, A. Afzali-Kusha, J. Plosila, and H. Tenhunen. An Efficient Dynamic Multicast Routing Protocol for Distributing Traffic in NoCs. In Proc. of Design, Automation & Test in Europe (DATE 2009), pp. 1064-1069, IEEE, April 2009.
315. K. Rao Vaddina, L. Guang, E. Nigussie, P. Liljeberg, and J. Plosila. On-line Distributed Thermal Sensing and Monitoring of Multicore Systems. In Proc. of IEEE Norchip Conference (NORCHIP 2008), IEEE, November 2008.
316. V. Rantala, T. Lehtonen, P. Liljeberg and J. Plosila. Distributed Traffic Monitoring Methods for Adaptive Network-on-Chip. In Proc. of IEEE Norchip Conference (NORCHIP 2008), IEEE, November 2008.
317. J. Tyystjärvi, T. Säntti and J. Plosila. Instruction Set Enhancements for High-Performance Multicore Execution on the REALJava Platform. In Proc. of IEEE Norchip Conference (NORCHIP 2008), IEEE, November 2008.
318. E. Nigussie, J. Plosila and J. Isoaho. Area Efficient Delay-Insensitive and Differential Current Sensing On-Chip Interconnect. In Proc. of Annual IEEE International SoC Conference (SOCC 2008), IEEE, September 2008.
319. T. Metsälä, T. Westerlund, S. Virtanen, and J. Plosila. Rigorous Communication Modelling at Transaction Level with SystemC. In Proc. of International Conference on Software and Data Technologies (ICSOFT 2008), INSTICC, July 2008.
320. T. Säntti, J. Tyystjärvi and J. Plosila. A Novel Hardware Acceleration Scheme for Java Method Calls. In Proc. of IEEE International Symposium on Circuits and Systems (ISCAS 2008), IEEE, May 2008.
321. T. Säntti, J. Tyystjärvi and J. Plosila. FPGA Prototype of the REALJava Co-Processor. In Proc. of International Symposium on System-on-Chip (SOC 2007), IEEE, November 2007.
322. J. Tuominen, T. Westerlund and J. Plosila. Formal Power Analysis of On-Chip Communication. In Proc. of the 10th Brazilian Symposium on Formal Methods (SBMF 2007), SBC, August 2007.

323. T. Lehtonen, P. Liljeberg and J. Plosila. Analysis of Forward Error Correction Methods for Nanoscale Networks-On-Chip. In Proc. of International Conference on Nano-Networks (NANO-NET 2007), ACM, September 2007.
324. T. Lehtonen, P. Liljeberg and J. Plosila. Fault Tolerance Analysis of NoC Architectures. In Proc. of IEEE International Symposium on Circuits and Systems (ISCAS 2007), IEEE, May 2007.
325. E. Nigussie, J. Plosila and J. Isoaho. Current Mode On-Chip Interconnect using Level-Encoded Two-Phase Dual-Rail Encoding. In Proc. of IEEE International Symposium on Circuits and Systems (ISCAS 2007), IEEE, May 2007.
326. J. Tuominen, T. Sántti, and J. Plosila. Comparative Study of Synthesis for Asynchronous and Synchronous Cache Controllers. In Proc. of IEEE Norchip Conference (NORCHIP 2006), IEEE, November 2006.
327. E. Nigussie, S. Tuuna, J. Plosila, and J. Isoaho. Analysis of Crosstalk and Process Variation Effects on On-Chip Interconnects. In Proc. of International Symposium on System-on-Chip (SOC 2006), IEEE, November 2006.
328. T. Westerlund and J. Plosila. Formal Modelling of Multiclocked VLSI Systems. In Proc. of International Symposium on System-on-Chip (SOC 2006), IEEE, November 2006.
329. P. Rantala, T. Lehtonen, J. Isoaho, and J. Plosila. Fault-Tolerant Routing Approach for Reconfigurable Networks-on-Chip. In Proc. of International Symposium on System-on-Chip (SOC 2006), IEEE, November 2006.
330. T. Westerlund and J. Plosila. Formal Time Aware Modelling of Communication Channels for VLSI System. In Proc. of the 9th Brazilian Symposium on Formal Methods (SBMF 2006), SBC, September 2006.
331. J. Marku, J. Maunu, J. Plosila, and A. Paasio. Combination Selection Counter for Gaussian Distribution Applications. In Proc. of the 49th International Midwest Symposium on Circuits and Systems (MWSCAS 2006), IEEE, August 2006.
332. E. Nigussie, J. Plosila, and J. Isoaho. Full-Duplex Link Implementation using Dual-Rail Encoding and Multiple-Valued Current-Mode Logic. In Proc. of IEEE International Symposium on Circuits and Systems (ISCAS 2006), IEEE, May 2006.
333. T. Lehtonen, P. Rantala, P. Isomäki, J. Plosila, and J. Isoaho. An Approach for Analysing and Improving Fault Tolerance in Radio Architectures. In Proc. of International Symposium on Circuits and Systems (ISCAS 2006), IEEE, May 2006.
334. E. Nigussie, J. Plosila, and J. Isoaho. Delay-Insensitive On-Chip Communication Link using Low-Swing Simultaneous Bidirectional Signaling. In Proc. of International Symposium on VLSI (ISVLSI 2006), IEEE, April 2006.
335. Z. Liang, J. Plosila, L. Yan, and K. Sere. On-Chip Debug for an Asynchronous Java Accelerator. In Proc. the 6th International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT 2005), IEEE, December 2005.
336. T. Sántti and J. Plosila. Real-Time Flow Control for an Advanced Java Co-Processor. In Proc. of IEEE Norchip Conference (NORCHIP 2005), IEEE, November 2005.
337. J. Öberg, J. Plosila, and Peeter Ellervee. Automatic Synthesis of Asynchronous Circuits from Synchronous RTL Descriptions. In Proc. of IEEE Norchip Conference (NORCHIP 2005), IEEE, November 2005.
338. J. Tuominen and J. Plosila. Formal Specification of an Asynchronous Viterbi Decoder. In Proc. of IEEE Norchip Conference (NORCHIP 2005), IEEE, November 2005.
339. E. Nigussie, J. Plosila, and J. Isoaho. On Asynchronous Full-Duplex Dual-rail Link with Multiple-Valued Current-Mode Signaling. In Proc. of IEEE Norchip Conference (NORCHIP 2005), IEEE, November 2005.
340. J. Tuominen and T. Sántti, and J. Plosila. Towards a Formal Power Estimation Framework for Hardware Systems. In Proc. of International Symposium on System-on-Chip (SOC 2005), IEEE, November 2005.
341. T. Westerlund and J. Plosila. Formal Modelling of Synchronous Hardware Components for System-on-Chip. In Proc. of International Symposium on System-on-Chip (SOC 2005), IEEE, November 2005.

342. T. Sántti and J. Plosila. Instruction Folding for an Asynchronous Java Co-Processor. In Proc. of International Symposium on System-on-Chip (SOC 2005), IEEE, November 2005.
343. E. Nigussie, J. Plosila, and J. Isoaho. Reliable Asynchronous Links for SoC. In Proc. of International Symposium on System-on-Chip (SOC 2005), IEEE, November 2005.
344. T. Sántti and J. Plosila. Architecture for an Advanced Java Co-Processor. In Proc. of International Symposium on Signals, Circuits, and Systems (ISSCS 2005), IEEE, July 2005.
345. T. Westerlund, J. Paakkulainen, and J. Plosila. Back-Annotation of Timing Information into a Formal Hardware Model: A Case Study. In Proc. of International Symposium on Signals, Circuits, and Systems (ISSCS 2005), IEEE, July 2005.
346. T. Sántti and J. Plosila. Communication Scheme for an Advanced Java Co-Processor. In Proc. of IEEE Norchip Conference (NORCHIP 2004), IEEE, November 2004.
347. T. Westerlund and J. Plosila. Formal Timing Model for Hardware Components. In Proc. of IEEE Norchip Conference (NORCHIP 2004), IEEE, November 2004.
348. J. Plosila, P. Liljeberg, and J. Isoaho. Refinement of On-Chip Communication Channels. In Proc. of International Symposium on System-on-Chip (SOC 2004), IEEE, November 2004.
349. Z. Liang, J. Plosila, and K. Sere. Asynchronous Java Accelerator for Embedded Java Virtual Machine. In Proc. of the 6th Circuits and Systems Symposium on Emerging Technologies: Frontiers of Mobile and Wireless Communication (CASSET 2004), IEEE, June 2004.
350. T. Seceleanu and J. Plosila. Modeling On-Chip Communication. In Proc. of International Symposium on System-on-Chip (SOC 2003), IEEE, November 2003.
351. Pasi Liljeberg, Johanna Tuominen, Sampo Tuuna, Juha Plosila, and Jouni Isoaho. Reducing Noise in High-Performance On-Chip Bus Segments. In Proc. of IEEE Norchip Conference (NORCHIP 2003), pp. 208-211, IEEE, November 2003.
352. P. Liljeberg, J. Plosila, and J. Isoaho. Self-Timed Ring Architecture for SOC Applications. In Proc. of Annual IEEE International SoC Conference (SOCC 2003), IEEE, September 2003.
353. J. Plosila, P. Liljeberg, and J. Isoaho. Pipelined On-Chip Bus Architecture with Distributed Self-Timed Control. In Proc. of International Symposium on Signals, Circuits and Systems (ISSCS 2003), IEEE, July 2003.
354. T. Seceleanu, J. Plosila, and P. Liljeberg. On-Chip Segmented Bus: A Self-Timed Approach. In Proc. of Annual IEEE International ASIC/SOC Conference (SOCC 2002), IEEE, September 2002.
355. P. Liljeberg, I. Ben Dhaou, J. Plosila, J. Isoaho, and H. Tenhunen. Interconnect Peak Current Reduction for Wavelet Array Processor Using Self-Timed Signaling. In Proc. of IEEE International Symposium on Circuits and Systems (ISCAS 2002), IEEE, May 2002.
356. T. Seceleanu and J. Plosila. Pipelined Hardware in Synchronous Action Systems. In Proc. of the International Symposium on Signals, Circuits and Systems (ISSCS 2001), IEEE, July 2001.
357. P. Liljeberg, J. Plosila, and J. Isoaho. Asynchronous Interface for Locally Clocked Modules in ULSI Systems. In Proc. of IEEE International Symposium on Circuits and Systems (ISCAS 2001), IEEE, May 2001.
358. P. Liljeberg, J. Plosila, and J. Isoaho. Synchronous/Asynchronous Interface Unit for IP based SoC Systems. In Proc. of IEEE Norchip Conference (NORCHIP 2000), pp. 160-165, IEEE, November 2000.
359. T. Seceleanu and J. Plosila. Formal Representation of Gated Clock Designs. In Proc. of Annual IEEE International ASIC/SOC Conference (SOCC 2000), pp. 352-356, IEEE, September 2000.
360. P. Liljeberg, J. Plosila, and J. Isoaho. Self-Timed Design Concepts for IP based Systems. In Proc. of IP 2000 System-on-Chip Conference & Exhibition, pp. 153-166, Santa Clara, CA, USA, March 2000.
361. J. Plosila and T. Seceleanu. Modeling Synchronous Action Systems. In Proc. of IEEE Norchip Conference (NORCHIP 1999), pp. 242-248, IEEE, November 1999.
362. T. Seceleanu and J. Plosila. Synchronization of Action Systems. In Proc. of the International Symposium on Signals, Circuits and Systems (ISSCS 1999), pp. 135-138, IEEE, July 1999.
363. J. Plosila and T. Seceleanu. Design of Synchronous Action Systems. In Proc. of the 12th International Conference on VLSI Design (VLSI DESIGN 1999), IEEE, January 1999.

364. J. Plosila, R. Ruksenas, and K. Sere. Action Systems Synthesis of Delay-Insensitive Circuits. In Proc. of the International Refinement Workshop and Formal Methods Pacific (IRW/FMP 1998), pp. 286-305, Springer, September 1998.
365. J. Plosila and K. Sere. Action Systems in Pipelined Processor Design. In Proc. of the 3rd International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 1997), pp.156-166, IEEE, April 1997.

Workshop Proceedings (peer-reviewed but published separately from the main (IEEE/ACM) conference proceedings)

366. M.-H. Haghbayan, A.-M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen, Power Constrained Test Scheduling in NoC-Based Many-Core System with Advanced Power Management Features. In Workshop on Manufacturable and Dependable Multicore Architectures at Nanoscale (MEDIAN), November 2015.
367. M.-H. Haghbayan, A.-M. Rahmani, M. Fattah, P. Liljeberg, J. Plosila, and H. Tenhunen, Power-Aware Online Detection of Hardware Defects for Manycore Systems with Power Management Support. In Workshop on Manufacturable and Dependable Multicore Architectures at Nanoscale (MEDIAN 2015), Design Automation and Test in Europe Conference (DATE 2015), March 2015.
368. M.-H. Haghbayan, A.-M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. Distributed BIST Approach for Power Constrained Many-Core Systems. In MEDIAN TRUDEVICE Joint Open Forum, International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT 2014), October 2014.
369. M. Ebrahimi, M. Daneshtalab, and J. Plosila. Fault-Tolerant Routing Approach for 3D Stacked Meshes. In Workshop on Manufacturable and Dependable Multicore Architectures at Nanoscale (MEDIAN 2014), Design Automation and Test in Europe Conference (DATE 2014), March 2014.
370. R. Eksten, K. Rao Vaddina, P. Liljeberg, and J. Plosila. Analysis of Power Management Strategies for a Single-Chip Cloud Computer. In Proc. of the Many-Core Applications Research Community (MARC) Symposium, 32–37, URN: urn:nbn:de:hbz:82-opus-43835, RWTH Aachen University, Aachen, Germany, November 2012.
371. L. Guang, S. M. A. H. Jafri, B. Yang, J. Plosila, and H. Tenhunen. Embedding Fault-Tolerance with Dual-Level Agents in Many-Core Systems. In MEDIAN Workshop of European Test Symposium (ETS 2012), Annecy, France, May, 2012.
372. M. Daneshtalab, M. Ebrahimi, and J. Plosila. Efficient Multicast Routing Protocols for Networks-on-Chip. In PhD Forum of Design, Automation, and Test in Europe (DATE 2012), Dresden, Germany, March 2012.
373. M. Ebrahimi, M. Daneshtalab, P. Liljeberg, and J. Plosila. Logic Layer Communication Platform for 3D-Stacked Memory-on-Processor Architectures. In 3D Integration Workshop of Design, Automation, and Test in Europe conference (DATE 2012), Dresden, Germany, March 2012.
374. A.-M. Rahmani, K. R. Vaddina, K. Latif, P. Liljeberg, J. Plosila, and H. Tenhunen. Low-Cost Monitoring Platform for 3D Networks-on-Chip. In Work in Progress Session of the 20th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP 2012), Garching, Germany, Euromicro, February 2012.
375. K. R. Vaddina, K. Latif, A.-M. Rahmani, P. Liljeberg, and J. Plosila. Interaction of Hotspots in Advanced 3D Stacked Systems. In Work in Progress Session of the 20th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP 2012), Garching, Germany, Euromicro, February 2012.
376. A.-M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. High-performance, Power-Aware and Reliable 3D NoC Architectures. In PhD Forum Booklet of IEEE/ACM International Asia and South Pacific Design Automation Conference (ASP-DAC 2012), Sydney, Australia, February 2012.

377. F. Farahnakian, M. Daneshtalab, P. Liljeberg, and J. Plosila. Efficient On-Chip Network Architecture Using Reinforcement Learning. In the Work in Progress Session of the 14th International Conference on Digital System Design: Architectures, Methods, and Tools (DSD 2011), Oulu, Finland, September 2011.
378. M. Ebrahimi, M. Daneshtalab, P. Liljeberg, and J. Plosila. A Minimal/Non-Minimal Routing Algorithm for NoCs to Misroute Packets Around Congested Areas. In the Work in Progress Session of the 14th International Conference on Digital System Design: Architectures, Methods, and Tools (DSD 2011), Oulu, Finland, September 2011.
379. M. Daneshtalab, M. Ebrahimi, P. Liljeberg, J. Plosila, and H. Tenhunen. CIT – An Efficient Topology for 3D Stacked Architectures. In 3D Integration Workshop in Design, Automation and Test Europe Conference (DATE 2011), Grenoble, France, March 2011.
380. P. Liljeberg, J. Plosila, and H. Tenhunen. Agent-Based Management and Monitoring of NoC. In DAC Workshop on Diagnostic Services in Network-on-Chips (DSNoC), Anaheim, USA, June 2010.
381. J. Tyystjärvi, T. Säntti, and J. Plosila. Parallel Performance Evaluation of a Multicore Java Co-Processor System. In Workshop on Designing for Embedded Parallel Computing Platforms in Design, Automation and Test Europe Conference (DATE 2010), Dresden, Germany, March 2010.
382. M. Daneshtalab, M. Ebrahimi, P. Liljeberg, J. Plosila, and H. Tenhunen. A Novel Interlayer Bus Architecture for Three-Dimensional Network-on-Chips. In 3D Integration Workshop in Design, Automation and Test Europe Conference (DATE 2010), Dresden, Germany, March 2010.
383. B. Yang, L. Guang, T. Säntti, and J. Plosila. A Dynamic Fault-Tolerant Remapping Algorithm Based on Tree-Model of Network-on-Chip. In Workshop on Designing for Embedded Parallel Computing Platforms in Design, Automation and Test Europe Conference (DATE 2010), Dresden, Germany, March 2010.
384. L. Guang, J. Plosila, J. Isoaho, and H. Tenhunen. Hierarchical Agent Monitoring Services on Reconfigurable NoC Platform: A Formal Approach. In Digest of the 3rd Workshop on Diagnostic Services in Network-on-Chips, in Design, Automation and Test Europe Conference (DATE 2009), Nice, France, April 2009.
385. T. Lehtonen, P. Liljeberg, and J. Plosila. Analysis of Fault Tolerant Deadlock-free Routing Algorithms for Mesh NoCs. In Digest of the 3rd Workshop on Diagnostic Services in Network-on-Chips, in Design, Automation and Test Europe Conference (DATE 2009), Nice, France, April 2009.
386. V. Rantala, T. Lehtonen, P. Liljeberg, and J. Plosila. Dual-NI Architectures for Fault Tolerant NoC. In Digest of the 3rd Workshop on Diagnostic Services in Network-on-Chips, in Design, Automation and Test Europe Conference (DATE 2009), Nice, France, April 2009.
387. T. Lehtonen, P. Liljeberg and J. Plosila. Self-Timed NoC Links Using Combinations of Fault Tolerance Methods. In Workshop on Diagnostic Services in Networks-on-Chips, in Design, Automation and Test in Europe Conference (DATE 2007), Nice, France, April 2007.
388. T. Seceleanu and J. Plosila. Hierarchical Action Systems. In Forum on Design and Specification Languages (FDL 2002), Marseille, France, September 2002.

B. NON-REVIEWED SCIENTIFIC ARTICLES

389. F. Hosseinpour, J. Plosila, and H. Tenhunen. Review on Identity Management and Interoperability Standards in Electronic Healthcare. TUCS Technical Reports 1166, Turku Centre for Computer Science, 2016.
390. F. Hosseinpour, J. Plosila, and H. Tenhunen. Smart Data: Reshaping Data Structure in IoT for Tackling the Five Vs of Big Data Using Fog Computing. TUCS Technical Reports 1159, Turku Centre for Computer Science, 2016.

391. M.-H. Haghbayan, A.-M. Rahmani, A. Yemane Weldezion, P. Liljeberg, J. Plosila, A. Jantsch, and H. Tenhunen. Adaptive Power Capping for Dark Silicon Many-Core Systems. TUCS Technical Reports 1149, Turku Centre for Computer Science, 2015.
392. S. Ostroumov, L. Tsiopoulos, J. Plosila, and Kaisa Sere. Generation of Structural VHDL Code with Library Components from Formal Event-B Models. TUCS Technical Report 1073, Turku Centre for Computer Science, Turku, Finland, March 2013.
393. T. Metsälä, T. Westerlund, and J. Plosila. Introducing Action Systems Class Hierarchy to SystemC Modelling. TUCS Technical Report 946, Turku Centre for Computer Science, Turku, Finland, June 2009.
394. T. Lehtonen, V. Rantala, P. Liljeberg, and J. Plosila. FANSI: Fault Tolerant Network-on-Chip Simulator. TUCS Technical Report 935, Turku Centre for Computer Science, Turku, Finland, March 2009.
395. J. Tuominen, T. Westerlund, and J. Plosila. Feasibility Report on Formal Area Complexity Estimation. TUCS Technical Report 907, Turku Centre for Computer Science, Turku, Finland, August 2008.
396. T. Metsälä, T. Westerlund, and J. Plosila. ActionC: An Action Systems Approach to System Design with SystemC. TUCS Technical Report 865, Turku Centre for Computer Science, Turku, Finland, January 2008.
397. V. R. Koskinen and J. Plosila. Verification of a Song Selection Algorithm with SPIN. TUCS Technical Report 783, Turku Centre for Computer Science, Turku, Finland, September 2006.
398. V. R. Koskinen and J. Plosila. Applications for the SPIN Model Checker – A Survey. TUCS Technical Report 782, Turku Centre for Computer Science, Turku, Finland, September 2006.
399. V. Rantala, T. Lehtonen, and J. Plosila. Network-on-Chip Routing Algorithms. TUCS Technical Report 779, Turku Centre for Computer Science, Turku, Finland, August 2006.
400. J. Tuominen, T. Sääntti, and J. Plosila. Feasibility Report on Asynchronous Synthesis. TUCS Technical Report 765, Turku Centre for Computer Science, Turku, Finland, April 2006.
401. L. Tsiopoulos, K. Sere, and J. Plosila. Modeling SoC Systems with Flow Control. TUCS Technical Report 746, Turku Centre for Computer Science, Turku, Finland, February 2006.
402. J. Plosila, P. Liljeberg, and J. Isoaho. Refinement of Atomic Communication Channels towards On-Chip Implementation. TUCS Technical Report 717, Turku Centre for Computer Science, Turku, Finland, October 2005.
403. J. Tuominen and J. Plosila. Asynchronous Viterbi Decoder in Action Systems. TUCS Technical Report 710, Turku Centre for Computer Science, Turku, Finland, September 2005.
404. T. Lehtonen, J. Plosila, and J. Isoaho. On Fault-Tolerance Techniques towards Nanoscale Circuits and Systems. TUCS Technical Report 708, Turku Centre for Computer Science, Turku, Finland, August 2005.
405. T. Sääntti and J. Plosila. Instruction Folding and Real-Time Flow Control for a Java Execution Unit. TUCS Technical Report 707, Turku Centre for Computer Science, Turku, Finland, August 2005.
406. J. Tuominen and J. Plosila. Formal Energy Estimation Framework. TUCS Technical Report 696, Turku Centre for Computer Science, Turku, Finland, June 2005.
407. J. Plosila, P. Liljeberg, and J. Isoaho. Towards Formal Derivation of an On-Chip Communication Platform. TUCS Technical Report 688, Turku Centre for Computer Science, Turku, Finland, May 2005.
408. J. Tuominen, T. Sääntti and J. Plosila. Towards Formal Power Estimation. TUCS Technical Report 672, Turku Centre for Computer Science, Turku, Finland, March 2005.
409. T. Westerlund and J. Plosila. Towards a Timed Refinement Calculus for Hardware Systems. TUCS Technical Report 669, Turku Centre for Computer Science, Turku, Finland, February 2005.
410. T. Sääntti and J. Plosila. Internal Structure of an Enhanced Java Execution Engine. TUCS Technical Report 665, Turku Centre for Computer Science, Turku, Finland, February 2005.
411. L. Tsiopoulos and J. Plosila. Formal Channel Based Modeling of SoC Systems. TUCS Technical Report 659, Turku Centre for Computer Science, Turku, Finland, January 2005.

412. P. Isomäki, P. Rantala, D. Swaminathan, N. Avessta, J. Plosila, and J. Isoaho. Advanced Radio Architectures and Platforms. Article in *Proessori*, the leading national electronics magazine in Finland, November 2004.
413. T. Westerlund and J. Plosila. Formal Timing Model for Hardware Components. TUCS Technical Report 640, Turku Centre for Computer Science, Turku, Finland, November 2004.
414. J. Tuominen and J. Plosila. High Level Power Estimation. TUCS Technical Report 623, Turku Centre for Computer Science, Turku, Finland, October 2004.
415. T. Seceleanu and J. Plosila. On-Chip Communication Models. TUCS Technical Report 562, Turku Centre for Computer Science, Turku, Finland, November 2003.
416. J. Plosila and T. Seceleanu. Formal Specification of an Asynchronous On-Chip Bus. TUCS Technical Report 461, Turku Centre for Computer Science, Turku, Finland, June 2002.
417. T. Seceleanu and J. Plosila. On-Chip Synchronous Pipeline Design in Action Systems. TUCS Technical Report 403, Turku Centre for Computer Science, Turku, Finland, March 2002.
418. I. Saastamoinen, J. Nurmi, T. Nurmi, J. Isoaho, P. Liljeberg, J. Plosila, and P. Simonen. Virtual Architectures for Future Systems-on-Chips. Article in *Proessori*, the leading national electronics magazine in Finland, November 2001.
419. J. Plosila, K. Sere, and M. Waldén. Component-Based Asynchronous Circuit Design in B. TUCS Technical Report 377, Turku Centre for Computer Science, Turku, Finland, December 2000.
420. J. Plosila and T. Seceleanu. Synchronization of Action Systems. TUCS Technical Report 271, Turku Centre for Computer Science, Turku, Finland, May 1999.
421. J. Plosila and T. Seceleanu. Synchronous Action Systems. TUCS Technical Report 192, Turku Centre for Computer Science, Turku, Finland, August 1998.
422. J. Plosila, R. Ruksenas, and K. Sere. On-Chip Action Systems Synthesis of Delay-Insensitive Circuits. TUCS Technical Report 149, Turku Centre for Computer Science, Turku, Finland, December 1997.
423. J. Plosila and T. Seceleanu. An Asynchronous Linear Predictive Analyzer. TUCS Technical Report 142, Turku Centre for Computer Science, Turku, Finland, November 1997.
424. J. Plosila. Specification and Design of Asynchronous VLSI Systems. Lecture notes as a part of the course "ASIC Based DSP System Design" for digital design professionals, Tampere University of Technology, Tampere, Finland, April 1997.
425. J. Plosila and K. Sere. Action Systems in Pipelined Processor Design. TUCS Technical Report 54, Turku Centre for Computer Science, Turku, Finland, October 1996.
426. J. Plosila, R. Ruksenas, and K. Sere. Delay-Insensitive Circuits and Action Systems. TUCS Technical Report 60, Turku Centre for Computer Science, Turku, Finland, November 1996.
427. J. Plosila and T. Kuusela. A Universal 3-level Pipeline Controller: An Asynchronous Delay-Insensitive Design Approach. Technical Report TURKU-SFL-R10, University of Turku, Dept. of Applied Physics, Turku, Finland, June 1994.

C. SCIENTIFIC BOOKS

428. J. Plosila. Self-Timed Circuit Design – The Action Systems Approach, Ph.D Thesis, University of Turku, Finland, October 1999.

G. THESES

- 429. J. Plosila. Self-Timed Circuit Design – The Action Systems Approach, Ph.D Thesis, University of Turku, Finland, October 1999.
- 430. J. Plosila. Software and Hardware Implementation of a Hybrid Cryptosystem, M.Sc Thesis, University of Turku, Finland, August 1993.